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ABSTRACT
With the continued development of computation and communication technologies, we are over-
whelmed with electronic data. Ubiquitous data in governments, commercial enterprises, universities
and various organizations records our decisions, transactions and thoughts. The data collection rate is
undergoing tremendous increase. And there is no end in sight. On one hand, as the volume of data ex-
plodes, the gap between the human being’s understanding of the data and the knowledge hidden in the
data will be enlarged. The algorithms and techniques, collectively known as data mining, are emerged
to bridge the gap. The data mining algorithms are usually data-compute intensive. On the other hand,
the overall computing system performance is not increasing at an equal rate. Consequently, there is
strong requirement to design special computing systems to accelerate data mining applications.
FPGAs based High Performance Reconfigurable Computing(HPRC) system is to design optimized
hardware architecture for a given problem. The increased gate count, arithmetic capability, and other
features of modern FPGAs now allow researcher to implement highly complicated reconfigurable com-
putational architecture. In contrast with ASICs, FPGAs have the advantages of low power, low non-
recurring engineering costs, high design flexibility and the ability to update functionality after shipping.
In this thesis, we first design the architectures for data intensive and data-compute intensive applications
respectively. Then we present a general HPRC framework for data mining applications:
Frequent Pattern Mining(FPM) is a data-compute intensive application which is to find commonly
occurring itemsets in databases. We use systolic tree architecture in FPGA hardware to mimic
the internal memory layout of FP-growth algorithm while achieving higher throughput. The ex-
perimental results demonstrate that the proposed hardware architecture is faster than the software
approach.
Sparse Matrix-Vector Multiplication(SMVM) is a data-intensive application which is an important
computing core in many applications. We present a scalable and efficient FPGA-based SMVM
architecture which can handle arbitrary matrix sizes without preprocessing or zero padding and
xv
can be dynamically expanded based on the available I/O bandwidth. The experimental results
using a commercial FPGA-based acceleration system demonstrate that our reconfigurable SMVM
engine is more efficient than existing state-of-the-art, with speedups over a highly optimized
software implementation of 2.5X to 6.5X, depending on the sparsity of the input benchmark.
Accelerating Text Classification Using SMVM is performed in Convey HC-1 HPRC platform. The
SMVM engines are deployed into multiple FPGA chips. Text documents are represented as large
sparse matrices using Vector Space Model(VSM). The k-nearest neighbor algorithm uses SMVM
to perform classification simultaneously on multiple FPGAs. Our experiment shows that the
classification in Convey HC-1 is several times faster compared with the traditional computing
architecture.
MapReduce Reconfigurable Framework for Data Mining Applications is a pipelined and high per-
formance framework for FPGA design based on the MapReduce model. Our goal is to lessen the
FPGA programmer burden while minimizing performance degradation. The designer only need
focus on the mapper and reducer modules design. We redesigned the SMVM architecture us-
ing the MapReduce Framework. The manual VHDL code is only 15 percent of that used in the
customized architecture.
1CHAPTER 1. INTRODUCTION
1.1 The Problem
1.1.1 Intensive Data
The use of digital technologies has fueled rapid data growth over the past decade. Business is
collecting vast amounts of data to make forecasts and intelligent decisions. Millions of Internet users
are making available data in the form of photograph, movie and music libraries. Billions of on line
transactions in worldwide web-based stores and Internet banking are committed everyday. In scientific
research scenarios, remote sensors on a satellite and gene sequence generated by microarrays may
produce Tera bytes of data in a short time. It has been estimated that the amount of data stored in the
world’s databases doubles every 20 months [32]. The largest hybrid databases are now on the orders of
Peta bytes [143]. Here are some examples cited from [89, 65]:
• The North American electric power grid operations generate 15 Tera Bytes data per year.
• Social networking sites such as Facebook capture and store Peta Bytes of heterogeneous infor-
mation.
• Google sorts through 20 Peta Bytes everyday.
• The Large Hadron Collider(LHC) at the Center for European Nuclear Research(CERN) generate
raw data at a rate of 2 Peta Bytes per second starting from 2008.
• The Large Synoptic Survey Telescope(LSST; www.lsst.org) will generate several Peta Bytes of
new image and catalog data every year. The Square Kilometer Array (SKA; www.skatelescope.org)
will generate about 200 Giga Bytes of raw data per second that will require Peta Flops (or possibly
Exa Flops) of processing to produce detailed radio maps of the sky.
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Figure 1.1 Classification of Intensive Computing [65]
• International Data Corporation(IDC) estimates that there are 281 Exa Bytes digital data in 2007.
The amount of information will grow by a factor of 10 in five years.
1.1.2 Intensive Computing
Figure 1.1 classifies the computing into four categories. Data-intensive tasks usually involves with
Terabytes to Petabytes or even larger size of datasets which may come with different formats from
different places. Processing requirements of this kind of data typically scale near-linearly with data
size. The data correlation is little and parallelization is easy to be achieved. Data-compute intensive
tasks need to deal with both large data sets and complicated computation. Processing requirements
typically scale super-linearly with data size. Specialized hardware accelerators can be used to improve
the computation performance.
People have proposed a lot of definitions for data-intensive computing(DLC). One straightforward
definition is that DIC is a discipline focusing on massive data processing. However, the application
requirements of DIC are usually different from traditional ones, including the way of gathering and pro-
cessing data, hardware and software algorithms. For example, as stated in [64], ”many data-intensive
applications are data-path-oriented, making little use of branch prediction and speculation hardware
3Figure 1.2 Industry landscape: The Technology Gap [13]
in the CPU. These applications are well suited to steaming data access and can’t effectively use the
sophisticated on-chip cache hierarchy. Their ability to process large data sets is hampered by orders-
of-magnitude mismatches between disk, memory, and CPU bandwidths.” We use the definitions of
compute-intensive and data-intensive computing from [89]. The compute-intensive computation is to
process those tasks where the processing power is the rate-limiting factor; the data-intensive computa-
tion is qualitatively defined to process those tasks where the data availability is the rate-limiting factor.
The ”availability” used here includes such factors as latency and bandwidth in hardware systems that
impact the capacity to obtain, process and dispose of data at rates that match the source’s capability to
provide data. In this thesis, we focus on the upper two quadrants in Figure 1.1 using reconfigurable
computing system.
1.1.3 Limitations of Traditional Processor Architecture
For most of the microprocessor’s history, application demands have risen in response to processor
improvement [13]. However, application demands have outpaced the conventional processor’s ability
4Figure 1.3 Traditional Performance Improvement Flattened [131]
to deliver [13] recently. High performance computing applications are now demanding more than pro-
cessors alone can handle, creating a technology gap between demand and performance as shown in
Figure 1.2.
These enormously complex and heterogeneous data requires not only high computation speed but
also a systematically high performance infrastructure. Traditional general-purpose single-core CPUs
take the advantage of VLSI technology over the past few decades. The size of transistors is reduced.
The frequency closely follows Moore’s law 1. The performance of those applications running in PC
is improved without modifying or redesigning the software. However, more recently, the gain in the
single-core performance of general-purpose processors has diminished because VLSI system perfor-
mance hit the memory wall, power wall [69], instruction-level parallelism(ILP) wall. The memory
wall refers to the increasing gap between processor and memory speeds. This results in an increase
in cache sizes required to hide memory access latencies [117]. Eventually the memory bandwidth be-
comes the bottleneck in performance. The power wall refers to power supply limitations and thermal
1The Moore’s law states that we can integrate twice as many components onto an integrated circuit every 18 months at
fixed cost.
5dissipation limitations. For the silicon lithography below 90nm, the static power from leakage current
surpass dynamic power from circuit switching. Power density has become the dominant constraint in
chip design, and limits the clock frequency growth [131]. The performance, cost, and reliability of
modern computer systems and data centers are dictated by the management of their limited energy and
thermal budgets [29]. The ILP wall refers to the rising difficulty in finding enough parallelism in the
existing instructions stream of a single process. Increasing cache size or introducing more ILP yields
too little performance gain compared to the development cost [25]. Together, these three walls reduce
the performance gains expected for single-core general-purpose processors. The VLSI system perfor-
mance has not shown much gain from continued processor frequency increases since 2003 as was once
the case shown in Figure 1.3. Further, newer manufacturing and device constraints are faced with de-
creasing feature sizes, making future performance increases harder to obtain. Intel summarized these
issues in their Platform 2015 documentation:
First of all, as chip geometries shrink and clock frequencies rise, the transistor leakage
current increases, leading to excess power consumption and heat... Secondly, the advan-
tages of higher clock speeds are in part negated by memory latency, since memory access
times have not been able to keep pace with increasing clock frequencies. Third, for certain
applications, traditional serial architectures are becoming less efficient as processors get
faster (due to the so-called Von Neumann bottleneck), further undercutting any gains that
frequency increases might otherwise buy. In addition, partly due to limitations in the means
of producing inductance within solid state devices, resistance-capacitance(RC) delays in
signal transmission are growing as feature sizes shrink, imposing an additional bottleneck
that frequency increases don’t address.
1.2 Architecture Solutions
1.2.1 Traditional Computing Architecture
In order to break down the power and ILP wall while increasing computing performance, the micro-
processor industry rapidly shifted to multi-core processors after exhausted all well-understood avenues
to extract more performance from a uniprocessor. The dual-core designs running at 85% of the fre-
6Figure 1.4 Trouble Ahead:More cores per chip will slow some programs[red] unless there is a big
boost in memory bandwidth[yellow].Source:SANDIA [84]
quency with 85% of the supply voltage offer 180% better performance than single-core designs, yet
consume approximately the same power [25]. It might suffice for two, four and perhaps eight cores.
The user can run their programs on different cores in parallel. As a result, the traditional single-threaded
applications no longer see significant gains in performance with each processor generation, unless these
applications are re-architectured to take advantage of the multi-core processors. However, todays multi-
core CPUs spend most of their transistors on logic and cache [25], with a lot of power spent on non-
computational units. For informatics, more cores does not mean better performance, according to the
simulations at Sandia National Laboratories in New Mexico [84]. Because of limited memory band-
width and poor memory-management schemes, the performance would level off or even decline with
more cores as shown in Figure 1.4. The heart of the trouble is the memory wall. Another cause is
that there is no physical relationship between what a processor may be working on and where the next
set of data it needs may reside. As concluded in [14], ”sneaking up on the problem of parallelism
via multicore solutions was likely to fail”. Many-core approach may achieve sustained computational
7Figure 1.5 NVIDIA GT200 GPU Architecture [133]
performance. However, fully unleashing the potential many-core architecture will require fundamental
advances in computer architecture and programming model [131].
In order to alleviate the side effect of the memory wall, cache memories are designed to reduce the
memory latency. The cache usually has several hierarchies. The smallest and fastest cache is integrated
with CPU into the same chip. The off-chip cache is larger and has higher latency. Another alleviation is
Non-Uniform Memory Access(NUMA) on shared-memory machines [25] where memory is physically
distributed between cores. However, caches are only efficient for predictable memory access. For
those programs without temporal and space locality data intensive computing, using cache will degrade
performance, as the cache transfers full cache lines across the memory bus when only a single element
is needed without reuse [25].
Cluster is another platform based on traditional CPUs. However, the bandwidth required to synchro-
nize multiple machines solving a single problem is the bottleneck [21]. The more computers working
on it the less effective each one is. Only 10% of the power is used to solve the problem. Hence, clusters
are not space and power efficient. The industry’s response of doubling cores has reinvigorated study of
more radical alternative approaches, such as FPGAs, GPU [131].
1.2.2 Graphics Processing Unit Architecture
Graphical Processing Units(GPUs) was original designed to accelerate 3D graphics rendering.
Nowadays, more than 90% of new desktop and notebook computers have integrated GPUs, which are
usually far less powerful than those on a dedicated video card [6]. GPU’s highly parallel structure makes
them more effective than general-purpose CPUs for a range of complex algorithms. GPUs are designed
8to operate in a single instruction multiple data(SIMD) fashion. GPU are being actively explored for
general purpose computations(GPGPUs) in recent times. There is a rapid increase in the number and
diversity of scientific communities exploring the computational power of GPUs for their data-intensive
algorithms. One example of GPU architecture is shown in Figure 1.5 [133]. The Tesla architecture is
based on a scalable processor array which has 10 independent texture/processor clusters(TPCs). Each
TPC has 24 streaming processor(SP) cores. The total 24 × 10 = 240 cores are organized into 30
streaming multiprocessors(SMs) [97]. In each SM there are 8 SPs, a multi-thread instruction fetch and
issue unit(MT issue), an instruction cache(I Cache), a read-only constant cache(C Cache), and a 16KB
shared memory. Each special function unit(SFU) contains 4 floating-point multipliers. Telsa SM is
single instruction, multiple hardware-thread(SIMT) with zero scheduling overhead. Each SM thread
has its own thread execution state and independent code path. SIMT architecture is similar to SIMD
except that one instruction is applied to multiple independent threads in parallel, not just data lanes in
SIMT. The data flows from top to bottom starting with the PCIe interface. The memory system consists
of DRAM control and fixed-function raster operation processors(ROPs). More details of Nvidia Tesla
GPU architecture can be found in [97].
1.2.3 FPGA Architecture
A Field-Programmable Gate Array(FPGA) is an integrated circuit designed to be configured by
the customer or designer after manufacturing-hence ”field-programmable” [6]. A hardware description
language(HDL) such as Verilog and VHDL are usually used to design circuit on FPGAs. FPGA archi-
tecture consists of Logic Blocks, I/O pads, memory blocks and Switch Blocks(SB). Figure 1.6 shows a
generic architecture of FPGAs. Logic blocks usually consists of LookUp Table(LUT), flip-flops, Multi-
plexers and other arithmetic components. An n-bit LUT can encode any n-input boolean function. The
switch blocks are composed of wire segments and programmable switches. The connections of logic
blocks are programmed by those switch blocks.
FPGAs, alternative to the custom ICs, can be used to implement an entire System On one Chip(SOC).
Custom ICs are expensive and takes long time to design. In contrast, FPGA are easy to implement with
a short time with the help of Computer Aided Design(CAD) tools. However, the circuit delay is usually
much larger than that of custom ICs. Thus, the clock frequency of FPGA design is usually in the orders
9LB LB LB LB
LB LB LB LB
LB LB LB LB
LB LB LB LB
SB SB SB SB SB
SB SB SB SB SB
SB SB SB SB SB
SB SB SB SB SB
SB SB SB SB SB
Figure 1.6 Generic FPGA Architecture
of hundreds of MHz. However, the power of FPGA lies in processing data in a parallel and pipelined
way. Unlike traditional general processor, the computing units in FPGA can be arranged to handle data
simultaneously. The data is pipelined into the units in each clock cycles. These two features highly
increase the data throughput of FPGA-based system. The appendix has more details of FPGAs.
1.2.4 Architecture Properties Comparison
A comparison of CPU, GPU and FPGAs architecture properties is shown in Table 1.1 [25]. Con-
sidering the performance per dollar, the GPU outperforms CPU and FPGAs. Higher performance now
equals higher profits [13]. FPGAs have the lowest frequency and the best performance per watt. With
regard to the performance issue, applications typically exhibit vastly different performance characteris-
tics depending on the platform. Figure 1.7 [33] summarizes the application fitness categorization. The
GPU has the high performance only if the same operation is independently executed on a large set of
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Table 1.1 Computing Architecture Comparison [25]. The data is reported per physical chip. The CPU
is an Intel Core i7-965 Quad Extreme. The NVIDIA GPU is the Tesla C1060. The FPGA is
the Virtex-6 SX475T.
CPU GPU FPGA
Frequency(GHz) 3.2 1.3 <0.55
Single Precision GFLOPS 102.4 936 550
Double Precision GFLOPS 51.2 78 137
Single Precision GFLOPS/Watt 0.8 5 13.7
Single Precision GFLOPS/USD 70 550 138
GPU FPGA
Good Fit No inter-dependences in 
the data flow and the 
computation can be done 
in parallel 
Computation involves a lot of detailed low 
level hardware control operation which 
can not be efficiently implemented in high 
level languages, such as bit operation
Applications contain a lot 
of parallelism, but involve 
computations which can 
not be efficiently 
implemented on GPU
Applications have a lot of 
memory access and have 
limited parallelism
A certain degree of complexity is 
required, and the implementation can 
take advantage of data streaming and 
pipelining
Applications that require a lot of 
complexity in the logic and data flow 
designBad Fit
Figure 1.7 Application Characteristic Fitness Categorization [33]
data. For those applications which stream large amounts of data through and do a lot of bit manipu-
lations without floating point, or do a lot of complex data flow control, GPU cannot provide the peak
performance. No fixed architecture is likely to solve a large cross-section of the problem space very
efficiently. FPGAs come into place for optimum implementation of algorithms since the architecture
can be defined based on the application. Both connectivity and processing capabilities can be tailored
to suit the characteristics of the problems. The majority of the chip used by a CPU is not operating on
each cycle [21]. In comparison, all of the hardware on FPGAs is executed in each clock cycle. FPGAs
are more power efficient than CPU. The CUDA of NVIDIA GPU provides highly efficient coding envi-
ronment. Application systems on FPGAs are usually developed using VHDL or Verilog which usually
need a lot of effort and labor-intensive. As mentioned in [25], there probably is no one-size-fits-all
architecture for scientific computing. CPU, GPU and FPGAs will be used in different scenarios.
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1.3 High Performance Reconfigurable Computing
FPGAs have been around for tens of years in different application areas, such as prototyping and
testing integrated circuits, custom hardware, but only recently found their way into HPC [17]. High per-
formance reconfigurable computing(HPRC) platform2 is based on conventional processors and FPGAs.
HPRC system usually consists of high performance FPGAs, microprocessors and a comprehensive col-
lection of peripheral components. The microprocessors are either hardcores such as PowerPCs, Intel
CPUs, or soft-cores such as Microblaze and NIOSII. The hardcore processor has its own hardware sep-
arated from FPGA and can be fabricated into the same chip with FPGA or into different chips. The
soft-core processor is implemented entirely in the programmable logic and memory blocks of FPGAs.
The nature of softcore enables the designer to customize its components, such as defining custom in-
structions, pipeline depth, to meet specific application requirement. In the general HPRC design, the
microprocessors fulfill the software function while the user-customized FPGA takes the role of hard-
ware.
1.3.1 The Promise of HPRC
The synergistic HPRC systems have the potential to exploit coarse-grained functional parallelism
as well as fine-grained instruction level parallelism through direct hardware execution on FPGAs [27].
People can full control over hardware at the lowest level and optimize it for each specific application
by hand-crafting of caching strategies, pipelining, adders, multipliers, etc. Furthermore, FPGAs allows
changing hardware for a specific application without fabrication cost. HPRC system has shown orders-
of-magnitude improvement in performance, power, size, cost over conventional high performance com-
puting(HPC) systems [27, 50, 13].
Another advantage of FPGAs is low power consumption. The power consumption and cooling is-
sues in conventional HPC systems have been a big hurdle. As costs of power consumption and cooling
system increase to exceed the total cost of software and hardware, numerous research claim that FPGAs
are superior to other computing platforms. Hardware-software co-design has particularly strong poten-
tial with regards to energy efficiency [29]. For example, Xilinx virtex-5 device fabricated on a 65nm
2Reconfigurable computing is a new paradigm which is boarder than FPGA acceleration. Yet FPGAs are the focal point
for the current research and commercial deployments.
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process for typical designs is only 3 Watts, while Intel Core 2 Extreme is typically 60-70 Watts [17].
The clock frequency of FPGAs is usually one-tenth of that of CPUs.
Reconfigurable computing has been successfully deployed in data mining, aerospace and bioinfor-
matics [11]. NASA, DOD, and other space-related agencies worldwide are increasingly featuring RC
technologies in their platforms, as is the aerospace community in general [59]. Even though reconfig-
urable computing is viewed as lagging in effective tools for application development, many vendors
and research groups are conducting to develop new tools and products to address this challenge. For
example, Vforce [107] is a framework which insulating application-level code from hardware-specific
details. Trident [146] open source compiler translates C code to a hardware circuit description. NSF
center for High performance reconfigurable computing(CHREC) was opened in 2007 and is comprised
of more than 30 leading organizations. CHREC directly support the research needs of industry and
government partners and advance the knowledge and technologies in this emerging field [34]. Some
high level languages are also developed, such as SRC Computers Carte C and Carte Fortran, Impulse
Accelerated Technologies Impulse C, Mitrion C from Mitrionics, and Celoxicas Handel-C. There are
also high-level graphical programming development tools such as Annapolis Micro Systems CoreFire,
Starbridge Systems Viva, Xilinx System Generator, and DSPlogics Reconfigurable Computing Tool-
box [50].
1.3.2 Challenges with HPRC
As will any new technology, there are promises and challenges. However, CPU and GPU are still
more popular in HPC at present. There are two reasons for this. First, they are inexpensive, due to the
massive market. Second, the design productivity is an important challenge at present for FPGA devices.
To truly penetrate HPC, there are several challenges that FPGAs must overcome:
Portability After a new application is developed, they are expected to run on other hardware platform
with minimum porting effort. Partitioning an algorithm into software and hardware parts among
different platforms is a challenge task. There is no standardization for this as the MPI standard
for MPPs(Massively Parallel Processing) [48].
Performance Application developers usually are not willing to switch the computing paradigm unless
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an order of magnitude improvement in overall application performance [48]. With the lower
frequency, FPGAs must fully utilize the parallelism inside the FPGAs and applications to achieve
this goal.
Cost Given a $5000 HPC node, integrating an FPGA chip can easily cost $10,000 [48]. FPGA based
accelerators are expensive by HPC standards.
Productivity Even though the complexity of programming multi-core CPU will approach that of HPRC
as the core numbers increase [17]. The effort to develop an application on HPRC platform is still
very high. Adapting current HPC applications to run efficiently on a HPRC platform is a labor-
intensive task.
1.3.3 HPRC Architecture
The original concept of HPRC can be traced back to 1960’s [17]. The world’s first commercial
reconfigurable computer is Algotronix CHS2x4 in the beginning of 1990’s. Since then the major FPGA
vendors have collaborated with companies such DRC computer, XtremeData, Convey, and Cray to offer
a plethora of high-performance reconfigurable platforms. Some of them will be examined below 1.8.
For details of the history of HPRC, please refer [17].
Serial Bus FPGA daughter-boards are plugged into the CPU’s serial bus, PCI or PCI express [17].
To get efficiency out of this kind of cheap system, the applications must have small volumes of
IO data and a high compute to IO ratio. This is because the serial bus is easily overloaded and
transferring data to and from the FPGA can take longer than running it on the host CPU.
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Dedicated Bus There is directly point to point communication, such as QuickPath Interconnect and
Hyper-transport [25], between FPGAs and CPUs. These platforms integrate FPGAs and tradi-
tional multi-core CPUs into one board using high-speed bus.
Shared Bus FPGAs and CPUs both are connected to the network interface chip which connects them
to the host network. FPGAs cannot only communicate directly with CPUs, but also to other
components. This provides arbitrary data and control communication patterns, rendering tremen-
dous flexibility and complexity to the application developers [17]. However, there is contention
between CPUs and FPGAs which may affect the performance negatively. One example of this
architecture is Cray XD1.
Shared Memory The FPGAs are directly connected to a system-wide shared memory bus. This is a
any-to-any network topology which requires the memory controller to maintain the coherency of
all the connected devices. SGI’s RASC architecture and the NUMAlink interconnect fabric fall
into this category.
1.4 Roadmap
Chapter 2 describes a reconfigurable platform for frequent pattern mining(FPM) which is a data-
compute intensive application. Then we focus on a data-intensive application called Sparse Matrix-
Vector Multiplication(SMVM). An HPRC architecture for SMVM is presented in chapter 4. Due to the
importance of floating-point accumulators in SMVM, a standalone chapter 3 is dedicated to a newly
designed accumulator architecture. Both FPM and SMVM are essential tasks in data mining. To il-
lustrate the advantage of our HPRC architecture, accelerating k-nearest neighbor in text classification
using SMVM is discussed in chapter 5. Finally, we presented a general HPRC architecture in chapter 6
for data-intensive applications based on Map-Reduce computation model. The conclusion and future
work are discussed in chapter 7.
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CHAPTER 2. FREQUENT PATTERN MINING
In this chapter, we will introduce the first project toward achieving the goal of our research objec-
tives. One prominent problem in data mining is called Frequent pattern mining which are designed
to find commonly occurring sets in databases. It has found its way into a variety of fields, including
medicine, biotechnology, and marketing. The class of frequent pattern mining algorithms is typically
very memory intensive, leading to prohibitive runtimes on large databases. A class of reconfigurable
architectures has been recently developed that have shown promise in accelerating some data mining
applications. we propose a new architecture for frequent pattern mining based on a systolic tree struc-
ture. The goal of this architecture is to mimic the internal memory layout of the original pattern mining
software algorithm while achieving a higher throughput. We provide a detailed analysis of the area
and performance requirements of our systolic tree-based architecture, and show that our reconfigurable
platform is faster than the original software algorithm for mining long frequent patterns.
2.1 Introduction
The goal of frequent pattern (or frequent itemset) mining is to determine which items in a transac-
tional database commonly appear together. Given the size of typical modern databases, an exhaustive
search is usually not feasible, making this a challenging computational problem. The FP-growth algo-
rithm [73] stores all transactions in the database as a tree using two scans. The FP-growth algorithm
was originally designed from a software developer’s perspective and uses recursion to traverse the tree
and mine patterns. It is cumbersome (and sometimes impossible) to implement recursive processing
directly in hardware, as dynamic memory allocation typically requires some software management. For
this reason, the dynamic data structures (such as linked lists and trees) which are widely used in soft-
ware implementations are very rarely used in a direct hardware implementation. Consequently, it would
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be very difficult to directly translate this FP-growth algorithm into a hardware implementation.
In [139], we have previously introduced a reconfigurable systolic tree architecture for frequent
pattern mining, and describe a prototype using a Field Programmable Gate Array (FPGA) platform. The
systolic tree is configured to store the support counts of the candidate patterns in a pipelined fashion as
the database is scanned in, and is controlled by a simple software module that reads the support counts
and makes pruning decisions. In this chapter, we focus on improving the original scheme introduced
in [139] by eliminating the counting nodes, and provide a new COUNT mode algorithm. For each mode
we also present the design principle and formal proof of the correctness. A new database projection
approach which is suitable for mining a systolic tree is proposed and implemented. Based on the
reconfigurable platform presented, the area requirement of FPGAs and software/hardware mining time
are studied. We performed experiments over several benchmarks. The experimental results show that
our FPGA-based approach can be several times faster than a software implementation of the FP-growth
algorithm.
In [139], we have previously introduced a reconfigurable systolic tree architecture for frequent
pattern mining, and describe a prototype using a Field Programmable Gate Array (FPGA) platform. The
systolic tree is configured to store the support counts of the candidate patterns in a pipelined fashion as
the database is scanned in, and is controlled by a simple software module that reads the support counts
and makes pruning decisions. In this chapter, we focus on the original scheme introduced in [139] by
eliminating the counting nodes, and provide a new COUNT mode algorithm. For each mode we also
present the design principle and formal proof of the correctness. A new database projection approach
which is suitable for mining a systolic tree is proposed and implemented. Based on the reconfigurable
platform presented, the area requirement of FPGAs and software/hardware mining time are studied. We
performed experiments over several benchmarks. The experimental results show that our FPGA-based
approach can be several times faster than a software implementation of the FP-growth algorithm.
2.2 Related Work
The rapidly increasing size of transactional databases has sparked research into the parallelization
and optimization of those algorithms that aim to extract useful information from raw data. In [164],
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the authors propose a parallel version of the Apriori algorithm. In [123], the FP-growth algorithm is
implemented on a PC cluster. Though these parallel computing platforms can improve the runtime of
data mining algorithms, the observed acceleration has not scaled well with the number of processors.
The parallel Apriori implementation obtained speedups of 13.4× and 22.6× with 16 and 32 nodes,
respectively. The parallel FP-growth implementation scaled more poorly, with a reported 2× speedup
on 8 nodes.
One advantage that FPGAs have over traditional computing platforms is the ability to parallelize al-
gorithms at the operand-level granularity, as opposed to the module-level or higher. Consequently, there
have been several recent efforts into hardware-based accelerators for data mining algorithms. In [110]
the authors describe a hardware architecture for a Decision Tree Classification (DTC) algorithm, and
show that optimizing the Gini score computation significantly increases the overall performance. Hard-
ware acceleration for density-based clustering algorithms is investigated in [121]. By mapping the K-
means clustering algorithm into FPGA hardware, the hardware implementation in [53] is 200× faster
than the software version.
A parallel implementation of the Apriori algorithm on FPGAs was first done in [15]. Due to the
processing time involved in reading the transactional database multiple times, the hardware implemen-
tation was only 4× faster than the fastest software implementation. The same authors further explored
the parallelism in Apriori and developed a bitmapped Content Addressable Memory (CAM) architec-
ture that provided 24× performance gain over the software version [16]. Achieving a better speedup
using Apriori will be difficult due to the nature of the algorithm, which must read the entire database
once for every item in the worst case. The HAPPI architecture proposed in [158] applies the pipeline
methodology to resolve the the bottleneck of Apriori-based hardware schemes. HAPPI outperforms
the architecture in [15] when the number of different items and the minimum support values are in-
creased [158].
As previously mentioned, FP-growth algorithms are an alternative to Apriori-based solutions. Con-
clusions from several independent evaluations indicate that FP-growth is one of the best-performing
association rules mining algorithms [61, 73]1. While software solutions exist [24, 123], we are unaware
1According to the extensive benchmarks of the FIMI Workshop as part of ICDM’04 [18], both LCMv2 [150] and kDCI [99]
are very competitive algorithms for common mining tasks when compared with FP-growth. For this reason, analyzing and
accelerating LCMv2 and kDCI is a promising avenue for future work.
18
ID Items ID Items
1 B,C,D 5 A,B,C
2 B,C 6 A,B,C
3 A,C,D 7 A,B,D
4 A,C,D
Figure 2.1 A Simple Transactional Database
of any existing hardware implementations of FP-growth algorithms. Most notably, our architecture only
requires two scans of the database, similar to FP-growth software implementations. The frequent items
are identified in the first scan. In the second scan of the database, the non-frequent items are pruned
from each transaction. The items are also reordered in order to enhance the compactness of the FP-tree.
In contrast with the FP-tree approach, the reorder operation is not necessary when using a systolic tree
because the size of the systolic tree is decided by the number of frequent items. However, each frequent
item is assigned a sequence number which is used in itemset matching.
2.3 Systolic Tree:Design and Creation
2.3.1 Frequent Pattern Mining
Given a transactional database D, where each row represents a transaction as shown in Figure 2.1,
let I = {i1, i2,· · · ,in} be the set of all items in the database D and D = {t1,t2,· · · ,td} be the set of
all transactions. For any transaction ti, ti ⊆ I . Let Γ(P ) be the support count of a pattern (itemset)
P , where P is a set of items. Γ(P ) = |{ti|P ⊆ ti, ti ∈ D}| is equal to the number of transactions
containing P . A pattern (itemset) P is frequent if Γ(P ) is no less than a predefined minimum support
threshold ξ. The objective of frequent pattern mining is to find the set of patterns in D which satisfy
Π(D) = {P |Γ(P ) ≥ ξ}. In Figure 2.1, I = {A,B,C,D} and let ξ = 4. Γ({A,C,D}) = 2 < 4,
hence {A,C,D} is not frequent; Γ({B,C}) = 4 ≥ 4, hence {B,C} is frequent.
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Algorithm 1 FP-tree Construction Algorithm
Input: A transactional database DB
A minimum support threshold ξ
Output: The FP-tree for that DB
1. Scan the transactional database DB once. Collect F, the set of
frequent items, and the support of each frequent item. Sort F
in support-descending order as FList, the list of frequent items.
2. Create the root of an FP-tree, T , and label it as “null”.
For each transaction Trans in DB do the following.
Select the frequent items in Trans and sort them according to
the order of FList. Let the sorted frequent-item list in Trans
be [p|P ],where p is the first element and P is the remaining
list. Call insert tree([p|P ], T ).
The function insert tree([p|P ], T ) is performed as follows.
If T has a child N such that N.item-name = p.item-name, then
increment N’s count by 1; else create a new node N, with its
count initialized to 1, its parent link linked to T, and its node-link
linked to the nodes with the same item-name via the node-link
structure. If P is nonempty, call insert tree(P,N) recursively.
2.3.2 FP-Tree
The Frequent-Pattern (FP) tree [73] is a compact data structure to store frequent itemsets.
Definition 1 (FP Tree). An FP-tree is a tree structure which is defined below:
1. It consists of one root labeled as “null”, a set of item-prefix subtrees as the children of the root,
and a frequent-item-header table.
2. Each node in the item-prefix subtree consists of three fields: item-name, count, and node-link,
where item-name registers which item this node represents, count registers the number of trans-
actions represented by the portion of the path reaching this node, and node-link links to the next
node in the FP-tree carrying the same item-name, or null if there is none.
3. Each entry in the frequent-item-header table consists of two fields, (1) item-name and (2) head of
node-link (a pointer pointing to the first node in the FP-tree carrying the item-name).
Based on the definition, the FP-tree construction algorithm from [73] is shown below: There are
two scans of the database in constructing an FP-tree. The frequent items are determined in the first
scan while the infrequent items are discarded. The frequent items are then sorted in decreasing order
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Figure 2.2 FP-Tree (Software Data Structure Representation)
of support counts so that fewer nodes in the FP-tree are used to represent the transactions. The sorting
according to the support count is not required in the systolic tree due to the fixed structure of the systolic
tree. However, all items must be shown in a consistent order. For example, item A must be placed before
item B in a transaction as shown in Figure 2.1. And item B must be placed before item C, and so on.
The FP-tree is constructed in the second scan. The FP-tree is constructed by reading the transactions
one at a time and mapping each transaction onto a path in the FP-tree. In Figure 2.2, each node contains
an item along with an integer which is the count of that item in that path. Initially the FP-tree contains
only the root node. After reading a new transaction, the algorithm starts from the root node to look for
a node whose label matches the first item in the transaction. If such a node is not found, a new node is
created with the label as the first item. Otherwise, the algorithm starting from the current node looks
for a child whose label matches the second item of the transaction. A node’s counter is increased by
one in the case of a match. This process continues until every transaction is mapped to a path in the
FP-tree. For Figure 2.1, suppose the minimum support threshold is 4 (ξ = 4) and all items are frequent.
The FP-tree constructed from Figure 2.1 is shown in Figure 2.2. For illustration purposes, the items are
not sorted in the support-decreasing order but alphabetic order. We will come back to the FP-growth
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algorithm in Section 2.5.2.
2.3.3 Systolic Tree
In VLSI terminology, a systolic tree is an arrangement of pipelined processing elements (PEs) in
a multi-dimensional tree pattern [22]. The specific structure of the tree and each processing element
are application dependent. The goal of our architecture is to mimic the internal memory layout of the
FP-growth algorithm while achieving a much higher throughput. The role of the systolic tree as mapped
in FPGA hardware is then similar to the FP-tree as used in software. Given a transactional database the
relative positions of the elements in the systolic tree should be the same as in the FP-tree. To achieve
this objective, the systolic tree in this work can be designed based on the following observations:
1. A control PE which corresponds to the root node in the FP-tree acts as the input and output
interfaces to the systolic tree.
2. The systolic tree construction algorithm starts from the root node upon receiving a new transac-
tion. For two nodes which store any two items in a transaction, one node must be an ancestor of
the other. If two transactions share a common prefix, the shared parts are merged using one prefix
path. The degree of a node is equal to the number of transactions which share the common prefix.
In the worst case, the degree of a node is equal to the number of frequent items N . The PE in
hardware cannot be created and deleted dynamically as in software2. If each PE is connected to
N child PEs, the hardware structure and operation in each PE will be very complex. To avoid this
hindrance, each PE in the systolic tree connects to its leftmost child. The other children connect
to their leftmost siblings. To reach the rightmost child, the signal from the parent PE must travel
through all the children on the left.
3. In the FP-growth algorithm, the first item in each transaction is stored in a child of the root while
the other items are stored in its descendants. However, all PEs in the systolic tree operate in
parallel and there is no ‘pointer’ concept in the hardware implementation. Due to the intrinsic
characteristics of the tree, the operation of a transaction usually starts from the root. Thus, the
2If the reconfiguration latency is small enough, performing a dynamic reconfiguration of the systolic structure may be
beneficial for performance. We are considering the use of partial run-time reconfiguration on FPGAs in the future.
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control PE acts as the input/output interface of the systolic tree. Each clock cycle, an item is
transferred to the control PE which may forward the item to its children.
Based on the observations shown above, the systolic tree can be defined as follows:
Definition 2 (Systolic Tree). A systolic tree is a tree structure which consists of the following PEs:
1. Control PE. The root PE of the systolic tree does not contain any item. Any input/output data of
the systolic tree must go through it firstly. One of its interfaces connects to its leftmost child.
2. General PE. All other PEs are general PEs. Each general PE has one bidirectional interface
connecting to its parent. The general PE which has children has one interface connecting to its
leftmost child. Those general PEs which have siblings may have an interface connecting to its
leftmost sibling. The general PE may contain an item and the support count of the stored item.
Each PE has a level associated with it. The control PE is at level 0. The level of a general PE is equal
to its distance to the control PE. The children of a PE has the same level.
From the definition of the systolic tree, we have the following properties of the systolic tree.
Property 1. Each general PE has only one parent which connects to its leftmost child directly. The
other children connect to their parents indirectly through their left siblings.
Property 2. A systolic tree which has W levels with K children for each PE has KW +KW−1 + ...+
K + 1 = K
W+1−1
K−1 PEs.
For example in Figure 2.3, there are in total K
W+1−1
K−1 =
23+1−1
2−1 = 15 PEs with W = 3, K = 2. A
PE has three modes of operation: write mode, scan mode, and count mode which will be discussed in
the following sections. The systolic tree is built in write mode (Algorithm 2). Input items are streamed
from the root node in the direction set by the defined write mode algorithm. The support count of a
candidate itemset is extracted in both scan mode and count mode. We refer to this process as candidate
itemset matching. In the next section, we will introduce the construction of the systolic tree.
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Figure 2.3 Equivalent Systolic Tree-based Hardware Architecture for Acceleration
2.3.4 Systolic Tree Creation
In the FP-growth algorithm, a new item is inserted into the FP-tree by searching the tree in a top-
down fashion. The item in the child pointed by the parent is compared with the item in the transaction.
If the item in the current child does not match, the next child will be searched. The process will
continue until a match is found or a new child is created. During the FP-tree creation, the nodes are
stored in memory and processed passively; the pointers are used to trace the path. In contrast, each PE
in our hardware implementation processes the input data actively. Without pointers, the PEs are hard-
wired together by interfaces. Therefore, the software algorithm to create the FP-tree can not be used in
hardware. A hardware architecture to import the transactions into the systolic tree must be proposed.
Conciseness and simplicity imply high area-performance efficiency in hardware. With this observation,
a hardware algorithm which runs in each PE is presented in Algorithm 2.
The design principle of the WRITE mode algorithm is that the built-up systolic tree should have a
similar layout with the FP-tree given the same transactional database. The ith item in a transaction is
mapped to the ith level in the systolic tree. For any two PEs in the path of the same transaction, the PE
in the ith level is the ancestor of the PE in the i+ 1th or higher level. A PE is never in the same path of
a transaction with its siblings. Suppose the transactional database has N frequent items. The number
of PEs in the first level is at most N . The depth of the systolic tree is at most N . Suppose all items in
Figure 2.1 are frequent. The first items in all transactions only include items A and B. Therefore we
only need two PEs in the first level of the systolic tree. However counting the number of items in each
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level may impair the overall pattern mining performance. Thus the values of K and W are usually set
to be equal to N . The last item of a transaction may not be put into the leaf of the systolic tree if the
number of items in the transaction is less than N . If two transactions share the same prefix, they will
share a path in the systolic tree. For example, the sixth and seventh transactions in Figure 2.1 will share
a common path which includes items A and B. In summary, the design intuition behind the WRITE
mode algorithm is that the path an item travels through the FP-tree is the same as the path it travels in
the systolic tree.
The WRITE mode algorithm is presented in Algorithm 2. The same algorithm runs in each PE of
the systolic tree every clock cycle. That is, the inner hardware structure of each PE is the same. Initially
all PEs are empty. An item is loaded into the control PE each clock cycle which in turn transfers
each item into the general PEs. After all items in a transaction are sent to the systolic tree, a control
signal that states the termination of an old transaction and the start of a new one is sent to the control
PE. The signal will be broadcast to all PEs which reinitialize themselves for the next transaction. The
initialization includes resetting match and Inpath flags in the first line of Algorithm 2. The input of
the algorithm is an item it. The match flag is set when the item in the PE matches it. The Inpath
flag is not set when the PE does not contain any item from the current transaction. For example, the
PE under the control PE in Figure 2.3 should not contain item B in a new transaction {A,B,C}. Upon
receiving a new item it, the three if statements in Algorithm 2 are evaluated sequentially. The two
switches match and InPath are used to make sure that the latter items in a transaction will follow the
path of the former items in the same transaction. The first if statement allocates a PE for the incoming
item it if it appears in the current path for the first time. In this case, the transaction represented by the
items contained in the PEs from the root to the current one is a new transaction which has never been
put into the systolic tree before. The second if statement is executed if the current item matches the
item in the current PE. In this case, the transaction represented by the items contained in the PEs from
the root to the current one is a transaction which has been put into the systolic tree before. Matching
happens in the first and second if statements; thus the items will not be forwarded further. If a PE is
in the path of the input transaction, match and InPath must be set. As discussed above, a PE is never
in the same transaction with its siblings. If the incoming item does not match the current PE, the third
if statement is triggered. There are two scenarios when the mismatch happens. One is that the current
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Algorithm 2 WRITE Mode Algorithm in Each PE
Input: Input item it
match← 0; InPath← 1
if PE is empty then //Step (1)
store the item it; count← 1;match← 1; stop forwarding
else if (it is in PE) and (InPath=1) then //Step (2)
match← 1; count++; stop forwarding
else if match=0 then //Step (3)
Inpath← 0; forward it to the sibling
else //Step (4)
forward it to the children
end if
PE is in the path of the input transaction. The incoming item should be forwarded to its children. The
match will happen after several transfers. The other is that the current PE is not in the path of the input
transaction. It should transfer the incoming item to its rightmost sibling.
Let’s illustrate the creation of a systolic tree with the example shown in Figure 2.3. In order to
clearly differentiate PEs, a number in light scale is placed in the top-right corner.
1. Initially all PEs are empty and do not contain any item.
2. The first transaction {B,C,D} in Figure 2.1 is scanned firstly. In the first clock cycle, item B
enters the control PE. In the second clock cycle, item C enters the control PE and item B enters
PE1. The first if statement in Algorithm 2 is executed in PE1. Item B is stored in PE1 and not
forwarded further. The count corresponding to B is 1, and the match flag is set to 1. In the third
clock cycle, item D enters the control PE and item C enters PE1. Step (4) is triggered in PE1 and
item C is send to PE3.
3. In the fourth clock cycle, a control signal stating the termination of the current transaction and
the start of the new transaction is sent to the control PE. D enters PE1 and C enters PE3. Step
(4) is executed in PE1 and D is sent to PE3. In PE3 the first if statement is executed and item C
is stored and not forwarded.
4. In the fifth clock cycle, the first item B of the second transaction in Figure 2.1 enters the control
PE. The control signal enters PE1. The match and InPath are initialized in PE1. Item D in the
first transaction enters PE3. Step (4) is executed in PE3 and D is sent to PE7.
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5. In the sixth clock cycle, the second item C of the second transaction in Figure 2.1 enters the
control PE. Item D enters PE7 and is not forwarded further. Item B in the second transaction
enters PE1 and the step (2) in Algorithm 2 is triggered. The count in PE1 is increased by 1 and
match is set. The control signal enters PE2 and PE3 and initializes the flags.
6. In the seventh clock cycle, a control signal stating the termination of the current transaction and
the start of the new transaction is sent to the control PE. The item C enters PE1 and step (4) is
triggered.
7. In the eighth clock cycle, the first itemA of the third transaction enters the control PE. The control
signal enters PE1. The item C enters PE3 and step (2) is executed. The count in PE3 is increased.
8. The items in the transactional database enter the systolic tree sequentially. After all transactions
are stored in PEs, the state of the systolic tree is shown in Figure 2.3.
2.3.5 Completeness of the Systolic Tree
We can now provide some formal assurances that the Algorithm 2 builds the systolic tree correctly.
Lemma 1. During the creation of the systolic tree, the items arriving later follow the path of the
previous items in the same transaction.
Proof A control signal initializes match and InPath in all PEs in the systolic tree in the beginning of
a transaction. According to the Algorithm 2, the first item is either stored in a PE or forwarded to the
sibling of the current PE. In the PE of the former case, match = 1 and InPath = 1; In the PEs of
the latter case, match = 0 and InPath = 0. An empty PE or a PE containing the item will be found
after some clock cycles in the latter case. Suppose the PE in the first level where the first item resides
is PEi(i ≥ 1). The (i − 1) PEs on the left have match = InPath = 0 and are not empty. In PEi,
match = 1 and Inpath = 1. The other PEs have match = 0 and InPath = 1. The second item
of the transaction is sent to the (i − 1) PEs on the left firstly. Since these PEs are not empty and have
match = 0, InPath = 0, step (3) is triggered. The second item is forwarded to the right PEs cycle
by cycle until the PEi. Since each item in a transaction is unique, the second item is different from the
first item. According to the write mode algorithm, step (4) is triggered. The second item will be sent to
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a child of PEi. A PE in the second level will be located for the second item. The third item will follow
the path of the second item in a similar way. The other items can be analyzed similarly.
Lemma 2. A new transaction not sharing a prefix with previous transactions will always be stored
correctly in the systolic tree.
Proof The first item the new transaction is stored in the first level of the systolic tree. Since the new
transaction does not share any prefix with stored transactions, an empty PEi is located for the first item.
As stated in Lemma 1, the latter items follow the path of the former items. Consequently, all children
of PEi must be empty. The second item will follow the path of the first item and be stored in the first
child of PEi. The other items in the new transactions will be stored in the systolic tree similarly. The
count is equal to 1 in all PEs storing the new transaction.
Lemma 3. A new transaction sharing a prefix with previous transactions will always be stored correctly
in the systolic tree.
Proof There may be multiple stored transactions sharing a prefix with the new transaction tu. Suppose
tv is one of the stored transactions which share the longest prefix with tu. Let tu={itemu1 , itemu2 , · · · ,
itemu|tu|} and tv={itemv1, itemv2, · · · , itemv|tv |}, itemui =itemvi , for i = 1, 2, · · · , s, where s is the
length of the prefix. tv is mapped to a path pv = {PEv1 , PEv2 , · · · , PEv|tv |} in the systolic tree. PEvi is
on the ith level of the systolic tree.
According to the Algorithm 2, the PEs which are the left siblings of PEvi (i ≤ s) execute step (3).
Step (2) is executed in PEvi (i ≤ s) upon receiving the ith item of the new transaction tu. Step (4) is
executed in PEvi (i ≤ s) upon receiving the jth(j > i) item in tu. When PEvs receives the s+1th item,
step (4) is triggered and the s + 1th item is sent to the children of PEvs . Since tv shares the longest
prefix with tu, an empty PE in the s + 1th level is allocated for the s + 1th item. The rest of the items
in tu are stored in a similar way, as discussed in Lemma 2.
Theorem 1. Given a transactional database, the systolic tree will be built up correctly using the WRITE
mode algorithm.
Proof Initially the systolic tree is empty. After the systolic tree is built up, a path can be found from
the control PE to any non-empty PE. For an arbitrary path (PE0, PE1, PE2, · · · , PEk) in the systolic
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tree where PE0 is the control PE, let CPEk be the count at the PEk and C
′
PEk
be the sum of counts of
children PEs of PEk. According to the Algorithm 2, the path registers CPEk − C
′
PEk
transactions.
Based on Lemma 2 and Lemma 3, each transaction in the database is stored to one path in the
systolic tree. Therefore, the systolic tree registers the complete set of transactions.
2.4 Pattern Mining Using Systolic Trees
The FP growth algorithm generates frequent itemsets by exploring the FP-tree recursively in a
bottom-up fashion [73, 141]. Starting from the leaves of the FP-tree, the FP-growth finds all fre-
quent itemsets ending with a specific suffix in a divide-and-conquer strategy and splits the problem
into smaller subproblems. The conditional FP-trees converted from the prefix-paths are created during
the exploration. However, a recursive implementation is cumbersome in an FPGA implementation. To
mine frequent patterns in the systolic tree, a collaborating hardware/software platform is required. The
software sends a candidate pattern to the systolic tree. After some clock cycles, the systolic tree sends
the support count of the candidate pattern back to the software. The software compares the support
count with the support threshold and decides whether the candidate pattern is frequent or not. After all
candidate patterns are checked with the support threshold in software, the pattern mining is done.
The approach to get the support count of a candidate pattern is called candidate itemset (pattern)
matching which will be discussed in Section 2.4.1 in detail. The matching must be performed after the
systolic tree is built. When the tree is in itemset matching phase, PEs are in SCAN mode. The platform
architecture of the software and hardware co-design will be introduced in Section 2.6.
2.4.1 Candidate Itemset Matching
The main principle of matching is that any path containing the queried candidate itemset will be
reported to the control PE. Note that such a path may contain more items than the queried itemset. The
algorithm to find the paths is discussed in this section. Reporting the support count of the candidate
itemset will be studied in Section 2.4.3. Before introducing itemset matching, we examine some useful
properties of the systolic tree which will facilitate frequent pattern mining. As mentioned in previous
sections, each frequent item is assigned a sequence number. The items in each transaction enter the
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systolic tree in an increasing order in both the WRITE mode algorithm and the SCAN mode algorithm.
Lemma 4. The support count stored in a PE is no less than the support count stored in the children
PE; the item stored in a PE is smaller than the items stored in the children PE.
Proof According to the construction process of the systolic tree, the ith item of a new transaction with
i items is stored in the ith level of the tree. The support count in each PE on the path is increased by
1. Those PEs which are on i + 1th or higher levels have the support count unchanged. Therefore, the
support count in a parent PE is no less than the descendant PEs on the same path. Besides, the items in
each transaction enter the systolic tree in an increasing order. The item stored in a PE must be smaller
than the items stored in its children.
Lemma 5. For any non-empty PEi, the support count of the itemset represented by the path from the
root to PEi is equal to the support count stored in PEi; the support count of any itemset including
itemi in the path is equal to Ci.
Proof Suppose the itemset represented by the path from the root to PEi is {item1 : C1, item2 : C2,
· · · ,itemi : Ci}. From Lemma 4, we know C1 ≥ C2 ≥ · · · ≥ Ci. The support count of itemset
{item1,· · · ,itemj}(1 ≤ j ≤ i) is equal to Cj . Therefore, the support count of itemset {item1, item2,
· · · , itemi} is Ci.
Since the support count of itemi is Ci, the support count of any itemset including itemi is no more
than Ci. Meanwhile, the support count of any itemset including itemi is no more than Ci since Ci is
the smallest among C1,· · · ,Ci. Therefore, the support count of any itemset in the path including itemi
is equal to Ci.
To facilitate the understanding of other properties of a systolic tree related to candidate itemset
matching, we first go through an example which performs matching on the constructed systolic tree in
Figure 2.3. Suppose the candidate itemset to be dictated is {C,D}. The paths containing the itemset in
Figure 2.3 are {PE1, PE3, PE7} and {PE2, PE5, PE11}. The path {PE1, PE3, PE7} can also be
expressed as {B : 2, C : 2, D : 1} where the number after ‘:’ indicates the support count. The first path
indicates that itemset {B,C,D} appears once in the database. Notice the path indicates that itemset
{B,C} appears twice. And itemset {B,C} appears once together with item D. According to Lemma 5,
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the count stored in PE7 is the support count of C,D. Therefore, PE7 should report its count C7 to the
software. In path {PE2, PE5, PE11}, {A,C,D} appears twice and itemset {A} appears five times
in the database. However, {A} only appears twice with items C and D. According to Lemma 5, PE11
should report its count C11 to the software. The total support count of the itemset {C,D} is equal to
C7 + C11 = 1 + 2 = 3.
The first step to get the support count of a candidate itemset is to locate those PEs which contain
the last item. Those PEs called reporting PEs are responsible for reporting the stored count. In the
second step, the support counts stored in reporting PEs are reported to the software. In this section,
we mainly focus on the first step. The second step is described in Section 2.4.3. The design goal of
the candidate itemset matching is to find the reporting PEs. Since each PE has independent hardware
components and stored data, a flag IsLeaf is set in the reporting PE. In the second step, each PE checks
its own IsLeaf flag. If it is set, the PE will report its count. The matching algorithm should run after
the systolic tree is built up. A signal which indicates the SCAN mode is first broadcast from the control
PE to all PEs. Similar to the creation of the systolic tree, such a control signal enters the control PE
before the first item of each candidate itemset enters the systolic tree. The signal initializes the data in
each PE.
The design principle of the SCAN mode algorithm is similar to that of the WRITE mode algorithm.
The items arriving later in the candidate itemset follow the path of the previous items. However, the goal
of the WRITE mode algorithm is to find the path which shares the same prefix with the new transaction.
In contrast, the goal of the SCAN mode algorithm is to locate all the paths which contain the dictated
itemset. In the SCAN mode algorithm, the PEs where the last item resides are the reporting PEs.
Since there may be multiple reporting PEs, some items in the candidate itemset must be duplicated
when forwarded in PEs. As discussed in previous sections, each PE has two output interfaces. One
is connected to its right sibling; the other is connected to its leftmost children. In each clock cycle,
the new incoming item is only forwarded to the paths which contain the candidate itemset. Thus we
assume there are two doors which are corresponding to the two interfaces in each PE. The bottom door
is connected to the leftmost child. The right door is connected to the sibling. The door is locked when
the incoming item should not be sent to the sibling or children. Suppose the itemset to be dictated is
{item1, item2,· · · ,items} and the items arriving later in the candidate itemset follow the path of the
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Algorithm 3 SCAN Mode Algorithm in Each PE
Input: Input item it
Open the bottom door; IsLeaf ← 0
if PE is empty then //Step (1)
stop forwarding
else if (it is in PE) and (bottom door is open) then //Step (2)
Isleaf ← 1; forward it to the sibling
else if it < the item in PE then //Step (3)
IsLeaf ← 0; close the bottom door; forward it to the sibling
else if it > the item in PE then //Step (4)
IsLeaf ← 0;forward it to the sibling;
forward it to the child if the bottom door is open
end if
previous items (we will provide a formal proof for this later). The items are transferred into the built-up
systolic tree one in each clock cycle. All the PEs run in a pipelined manner. The design of the SCAN
algorithm is based on the following facts:
Lemma 6. The bottom door in a PE should be locked if the input item is smaller than the stored item.
Proof Suppose the current PE is PEc and the stored item is itemc. The set of the paths which include
PEc is P c. According to Lemma 4, the item stored in a PE is smaller than the items stored in the
children PE. If the incoming itemt is smaller than itemc, itemt must be smaller than the stored items
in the descendants of PEi. The algorithm will not find a PE in P c whose stored item is equal to itemt.
Therefore, the dictated itemset will never be contained in P c. It is meaningless to forward itemt to the
children of PEc. Thus the bottom door should be locked.
From this lemma, a corollary can be directly derived:
Corollary 1. The PE with a locked bottom door will never be in a path which includes the candidate
itemset.
In step (3), even though itemt is smaller than the stored item itemc, itemt should be sent to the
siblings of PEc. This is because the items in the siblings may be smaller than itemc or equal to itemt.
If the input item itemt is larger than the stored item itemc, the stored items in the siblings or children
of PEc may be equal to itemt. Thus itemt should be forwarded to all open doors as shown in step
(4). For example, we want to check the support count of a candidate itemset {B,D} in the systolic
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tree shown in Figure 2.3. In the clock cycle when the item D enters the PE1, it should be sent to both
PE2 and PE3 since both of the paths {PE1, PE3, PE7} and {PE2, PE6, PE14} contain {B,D}.
The SCAN mode algorithm is shown in Algorithm 3. The rationale of step (3) and step (4) has been
explained above. According to Corollary 1, a matching happens if itemt is equal to itemc and the
bottom door is open as shown in step (2). The itemt still needs to be sent to the siblings of PEc in case
some descendants of the siblings has a stored item matching itemt. In sum, itemt should be sent to the
sibling of PEc regardless of its relationship with itemc. That is, the right door of PEc should always
be open. Thus the right door is open by default in the SCAN mode algorithm. The IsLeaf flag is set
if PE matches the last item in the queried candidate itemset. The PE with IsLeaf set is responsible for
reporting the number of the candidate itemset to the parent. Since the item in the candidate itemset is
sent one by one, the flag IsLeaf is cleared if another item in the candidate itemset which is larger than
the stored item passes through the PE. Whenever a PE receives the control signal which indicates a new
itemset matching, the bottom door is opened and the IsLeaf flag is cleared.
Let’s illustrate the whole matching process with the example shown in Figure 2.4. Suppose the
threshold support count is four (ξ = 4). Now we want to check whether the candidate itemset {B,D} is
frequent.
1. In the first clock cycle, a control signal which indicates the SCAN mode is first broadcast from
the control PE.
2. In the second clock cycle, the item B is sent to the control PE. The control signal is sent to PE1
and then broadcast to other PEs in subsequent clock cycles.
3. In the third clock cycle, PE1 receives B. Step (2) in Algorithm 3 is triggered and B is forwarded
to PE2. The IsLeaf flag is set in PE1. The item D enters the control PE.
4. In the fourth clock cycle, PE2 receives the item B. Step (4) is triggered in PE2. The item B is sent
to PE5. PE1 receives the item D. Step (4) is executed in PE1. The IsLeaf flag is cleared in PE1.
5. In the fifth clock cycle, the item D enters PE2 and PE3. The item B enters PE5. Step (4) is
executed in PE2 and PE3. Step (3) is executed in PE5. The bottom door of PE5 is locked. The
item B is sent to PE6.
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6. In the sixth clock cycle, the item D enters PE4, PE7 and PE5. The item B enters PE6. Step (1) is
executed in PE4. Step (2) is executed in PE7. The IsLeaf flag is set in PE7. Step (4) is triggered
in PE5. Step (2) is executed in PE6.
7. In the seventh clock cycle, the item D enters PE8 and PE6. Step (4) is executed in PE6. The
IsLeaf flag is cleared.
8. In the ninth clock cycle, the item D enters PE14 and step (2) is executed. The IsLeaf flag is set
in PE14.
In the end the IsLeaf flag is set in PE7 and PE14. As will be explained in the following section,
these two PEs report their item count to the parent. The count in both PE7 and PE14 is one. Thus the
total count of the candidate itemset {B,D} is two which is less than four. Therefore, this candidate
itemset is not frequent. In Figure 2.4, the dashed lines show the track of the item B; the bold lines show
the path taken by item D. Notice that since the bottom door of PE5 is locked PE11 will not receive the
item D.
2.4.2 Completeness of the Itemset matching
We can provide some formal assurances that the SCAN mode algorithm can dictate the candidate
itemset correctly.
34
Lemma 7. During the matching, the items in the candidate itemset arriving later follow the path of the
previous items in the same transaction.
Proof A control signal initializes IsLeaf and opens the bottom door before dictating a candidate
itemset. In the horizontal direction, the items are always sent to the right sibling as discussed above.
Therefore, if we can prove the items in the candidate itemset arriving later follow the path of the previous
items in the vertical direction, the assertion is also true in the horizontal direction.
Next we show that the assertion is true in the vertical direction. Suppose the candidate itemset is
{item1, item2, · · · }. For an arbitrary path {PEs, PEs+1, · · · , PEt} in the systolic tree, PEs+i is the
parent of PEs+i+1 and items+i is the item stored in PEs+i. If a PE is empty, no item is forwarded. We
assume all PEs are non-empty. Consider the clock cycle t at which item1 enters PEs in Algorithm3.
1. If step (2) is triggered in PEs, item1 is equal to items and item1 is not forwarded in the vertical
direction any more. Since item2 > item1 and item1 = items, item2 > items. Thus step (4) is
triggered in PEs in clock cycle t+ 1. Consequently, item2 is sent to the direction of PEs+1.
2. If step (3) is triggered in PEs, the bottom door is locked and item1 is forwarded to the sibling.
In clock cycle t + 1, either step (3) or step (4) is triggered. In both steps, item2 is sent to the
sibling. In step (4), item2 is not forwarded to PEs+1 since the bottom door of PEs is locked.
3. If step (4) is triggered in PEs, item1 is sent to PEs+1 and the sibling. Since item2 > item1
and item1 > items, then item2 > items. Thus step (4) is triggered in PEs in clock cycle t+ 1.
In all cases discussed above, item2 follows the path of item1. Similarly item2 follows the path of
item1 in other PEs. In a similar way we can prove itemi+1 follows the path of itemi in the candidate
itemset.
Lemma 8. The first item of a candidate itemset is correctly located in the systolic tree.
Proof Suppose the first item of the candidate itemset is item1. Since item1 is the first item in the candi-
date itemset, the bottom doors of all PEs are open. Consider the leftmost path {PE1, PE2, · · · , PEw}
which consists of the leftmost PEs of each level. PEi(1 ≤ i ≤ w) is the parent of PEi+1 and
itemi(1 ≤ i ≤ w) is the item stored in PEi.
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1. If the leftmost path contains item1, there is a stored item (say itemr) equal to item1. According
to the SCAN mode algorithm and Lemma 4, step (4) is triggered in PEi(1 ≤ i < r). Step (2) is
triggered in PEr. In both cases, item1 is sent to the siblings and paths which potentially contain
it. PEi(r < i ≤ w) will not receive item1. Thus any PE which is a descendant or siblings of
PEi(r < i ≤ w) will not contain item1. This is because all of them are descendants of PEr.
According to the construction process of the systolic tree and Lemma 4, the items stored in them
are larger than item1.
2. If the leftmost path does not contain item1, either step (3) or step (4) is triggered in PEi(1 ≤
i ≤ w). In step (4), item1 is sent to all connected PEs. item1 is not sent to the descendants in
step (3). This is justified in Corollary 1.
A similar analysis can be applied to other paths. Therefore, item1 will be sent to any PE which is
likely to contain it. Therefore, the first item of a candidate itemset is correctly located in the systolic
tree.
Theorem 2. A candidate itemset is dictated correctly using the SCAN mode algorithm.
Proof Suppose the candidate itemset is item1, item2, · · · . Based on Lemma 7 and Lemma 8, item1
is correctly located in the systolic tree and other items follow the path of item1. For an arbitrary path
of which item1 is located in a PEs1, suppose item1 enters PEs1 in clock cycle t. In clock cycle t+ 1,
item2 enters PEs1. Step (4) is triggered and item2 is forwarded the leftmost child of PEs1. Using a
similar proof as in Lemma 8, item2 is correctly located in the sub-tree rooted in PEs1. Similarly, other
items in the candidate itemset are correctly located in the systolic tree. Therefore, the candidate itemset
is located correctly using the SCAN mode algorithm.
Also notice that the IsLeaf flag is set when item1 enters PEs1. Since step (4) is triggered while
item2 entering PEs1, the IsLeaf flag is cleared. After all items in the candidate itemset are processed,
only PEs whose stored items match the final item set IsLeaf and serve as the reporting PEs. Therefore,
the candidate itemset is dictated correctly using the SCAN mode algorithm.
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Algorithm 4 COUNT Mode Algorithm in Each PE
Input: NRight, NBottom
Sent← 0;NChild ← NRight +NBottom
if (Sent=0) and (IsLeaf=1) then
Sent← 1;
forward (NMyself +NChild) to its parent direction
else
forward NChild to its parent direction
end if
2.4.3 Candidate Itemset Count Computation
According to Property 1 of the systolic tree, there is only one path tracing back from any PE to
the control PE since each PE has a unique parent. Once all items in a candidate itemset are sent to
the systolic tree, a control signal signifying the COUNT mode is broadcast to the whole systolic tree.
Looking back at Figure 2.3, we have shown that the first child’s input interface is always connected to
its parent while others accept input from the sibling in WRITE and SCAN mode. After a candidate
frequent itemset is delivered into the systolic tree, the PEs report the support count of the candidate
itemset to its unique parent. The PE which is not directly connected to its parent sends its count to the
left sibling. The parent PE collects the support counts reported by the children PEs and sends them to
its own parent direction. The COUNT mode algorithm in each PE is given in Algorithm 4, where the
support counts are transferred to each PE’s parent in a pipelined fashion. The inputs of the algorithm
are two count values sent by its sibling and child respectively. The NMyself variable is the number of
the locally stored item. The Sent flag is set when the local number has been reported to the parent.
Only the PEs with the IsLeaf flag set can report its local NMyself value while other PEs deliver the
count values sent by the child and sibling to their parents. The control PE adds up all count values and
sends it to the output signal.
Since each PE has K degrees and the depth of the tree is W, the COUNT mode signal reaches the
right-bottom PE after W + (K − 1) ×W = K ×W cycles. It takes another K ×W cycles for the
count values broadcasting from the right-bottom PE to the control PE. Notice that the number of clock
cycles to dictate an itemset is C − 1 + KW where C is the number of items in the dictated itemset.
During the time of matching, the PEs can also perform count computation of the last itemset dictated.
In this case, the control signal which indicates the SCAN mode for the current itemset to be dictated is
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Figure 2.5 Projected Transactional Database
also served as the control signal which signifies the COUNT mode for the last itemset dictated. In other
words, each PE both sends and receives data from its parent in each clock cycle. Since C − 1 +KW is
larger than KW , the runtime for COUNT mode is overlapped with the runtime of matching.
2.5 Tree Scaling by Database Projection
Both the FP-growth approach and our systolic tree approach use the tree structure to compress the
representation of transactions in the database. The size of the tree is dependent on the characteristics
of the database. A dense tree leads to a smaller tree size. In the case that memory or logic is not
large enough to hold the whole tree, the database must be divided into multiple smaller databases with
fewer frequent items. Without the technique of database projection, the brute-force candidate itemset
matching will take an intolerable amount of time when the number of frequent items is large. Therefore,
it is unreasonable to assume that a tree-based representation can fit in the available hardware resources
(either memory or logic) for any arbitrary database. In this section, we will first introduce the concepts
of database projection. Then we will propose a projection approach based on FP-growth algorithm.
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2.5.1 Introduction to Database Projection
To use the systolic tree to mine frequent itemsets, the original database is projected into sub-
databases. Each of the projected database has no more than N = min(K,W ) frequent items and
is guaranteed to fit into the FPGAs. Let’s illustrate the database projection with an example. Suppose
the FPGA logic can at most hold a systolic tree with two frequent items. The database in Figure 2.1
has four frequent items and should be projected into sub-databases each of which has at most two fre-
quent items. The frequent items are usually sorted in frequency-decreasing order which introduces a
dense tree structure. For illustration purpose here, we arrange the frequent items in an alphabetic order,
i.e., A,B,C,D. Starting at frequent item A, the set of transactions that contain A are collected as A-
projected database. Since there are three frequent items B,C,D in the A-projected database, it should
be further projected into two sub-databases. One is AB-projected database. The transactions in AB-
projected database are obtained by removing B from those transactions containing B in A-projected
database. The other is Aφ-projected database which is composed of those transactions in A-projected
database by removing B. Since the transactions in both of them only contain C and D, the projec-
tion process terminates. Similarly, the B-projected database is generated by removing A,B from those
transactions which contain B. Since the transactions in the B-projected database only contain C and
D, the projection process terminates. Finally, a φ-projected database which contains only C and D are
projected by removing A and B from all transactions in the original database. The projected databases
which will be put into FPGAs are shown as dotted leaves in Figure 2.5. Notice the difference between
A-projected database and Aφ-projected database. The former database contains all the transactions
starting with A while the latter contains only those transactions starting with A but not including items
B. The formal definition of database projection is shown below [73]:
Definition 3 (Projected Database). Given a transactional database, DB,
1. Let ai be a frequent item. The ai-projected database for ai is derived from DB by collecting all
the transactions containing ai and removing from them (1) infrequent items, (2) all frequent items
before ai in the list of frequent items, and (3) ai itself.
2. Let ai be a frequent item in α-projected database. Then the αaj-projected database is derived
from the α-projected database by collecting all entries containing aj and removing from them (1)
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infrequent items, (2) all frequent items before aj in the list of frequent items, (3) aj itself.
The total size of the projected databases is much larger than the original database. Therefore, the
projected databases are usually generated on the fly instead of storing them in the memory or disk.
Lemma 9. Given a database with n frequent items, the number of projected sub-databases whose
transaction only contain the last N = min(K,W ) frequent items is at most 2n−N where n ≥ N .
Proof Suppose the n frequent items are ordered in arbitrary order as i1, i2, i3, · · · , in. The items in
each transaction are also reordered according to the sequence of i1, i2, i3, · · · , in. Those transactions
begin with item {in−N+1},{in−N+2}, ..., or {in} can be put into the φ-projected database. The φ-
projected database starting with the last N frequent items contains no more than N frequent items in
each transaction. The number of in−N -projected databases is 1. The items in each transaction of it
are included in {in−N ,in−N+1,..., iN}. The number of sub-databases whose transactions begin with
in−N−1 is 2. One is in−N−1in−N -projected database; the other is in−N−1φ-projected database. The
number of sub-databases starting with ij(1 ≤ j ≤ n − N) is 2n−N−j . Therefore, the total number of
sub-databases is
∑j=n−N
j=1 2
n−N−j = 2n−N .
2.5.2 Algorithm for Database Projection
Observing lemma 9, we know that the process of projection encounters the combinatorial problem of
the candidate generation which is resolved in the FP-growth algorithm. Inspired by this observation, we
will explore how to perform database projection on the fly during the running of FP-growth algorithm.
A new field called subroot is created in each node. The subroot is a list of pointers each of which points
to a subset of the FP-tree. The algorithm to create subroot for each node is illustrated in Algorithm 5,
where γ is a set of N frequent items which will be put into the projected databases. The selection of the
N items from the n frequent items is critical to the performance of the system. Recall that our goal is to
take advantage of the hardware systolic tree and use it to do the cumbersome mining work. Hence, the
first N most frequent items should be put into γ. For example, the items {C,A} or {C,B} instead of
{C,D} should be put into the projected databases in Figure 2.5. Therefore, the sequence of the frequent
items in our header table is different from the original FP-growth algorithm. The first N frequent items
are moved the end of the header table before projecting the database as shown in Figure 2.6. In this
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Algorithm 5 Subroot Creation Algorithm
Input: The FP-tree of DB
Output: The subroot in each node
Set subroot to null for each node
for i = n−N to 1 do
for Each node np following the nodelink of the ith item do
for Each Child Pointer T pj of np do
if the node npj pointed by T
p
j contains an item ∈ γ then
np.subroot← np.subroot ∪ T pj
else
np.subroot← np.subroot ∪ npj .subroot
end if
end for
end for
end for
the subroot of the root is the subroot unions of its children
way, the size of the FP-tree without the first N frequent items is much smaller than the original tree and
the number of projected databases is greatly reduced.
The FP-trees pointed by subroot hold those transactions which contains only the last N frequent
items in the new header table. To facilitate the understanding of projection process, we first go through
the example in Figure 2.2. Suppose each transaction in the projected database only contains the last two
frequent items, i.e.,N = 2, n = 4. The dashed lines in Figure 2.6 are the subroot pointers in each node.
One can see that the subroot of the parent node is a superset of the subroot of its children. The subroot
algorithm starts from the nodelink of D. The first node (D:2) on the left branch has two children (C:1)
and (A:1). Hence, its subroot is composed of two pointers pointing to the two children. The second
node (D:2) on the right branch which has only one child has only one pointer in its subroot. Following
the nodelink of B in the header table, the node (B:5) has two children. One is (D:2) which does not
contain an item in β. According to Algorithm 5, the subroot of (D:2) is merged into the subroot of
(B:5). The other children (C:3) contains an item C which is in γ. Thus, the pointer which points to
node (C:3) is merged into the subroot of (B:5). Similarly, the subroot of the root node is a collection
of pointers pointing to all the projected transactions which contains only the last N frequent items in
the header table.
Before discussing database projection based on FP-growth, we first present the FP-growth algorithm
from [73] as shown in Algorithm 6. Those lines marked with stars are not in the original FP-growth
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Algorithm 6 Database Projection Based on FP-growth Algorithm
Input: An FP-tree of a database DB; A support threshold ξ
Output: The complete set of frequent patterns
Call FP-growth(FP-tree, null)
*Call subroot creation algorithm
*generate projected database Projφ for global FP-tree
**generate freq pattern set(Projφ))
Procedure FP-growth(Tree, α)
if Tree contains a single prefix path then
let P be the single prefix path part of Tree
let Q be the multipath part with the top branching node
replaced by a null root
for each combination β of the nodes in the path P do
generate pattern β ∪ α into freq pattern set(P)
**generate patterns (β ∪ α)×freq pattern set(Projα)
**into freq pattern set(R)
end for
else
let Q be Tree
end if
for each item ai in Q do
generate patten β = ai ∪ α with support=ai.support
construct β’s conditional pattern-base
construct β’s conditional FP-tree Treeβ
*generate subroots for Treeβ
*generate β’s projected database Projβ
**generate patterns β×freq pattern set(Projβ)
if Treeβ 6= φ then
call FP-growth(Treeβ , β)
end if
let freq pattern set(Q) be the set of patterns so generated
end for
return freq pattern set(R)∪freq pattern set(P)∪
freq pattern set(Q)∪freq pattern set(P)×freq pattern set(Q)
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algorithm and will be discussed later. According to this algorithm, the conditional trees generated from
Figure 2.2 is shown in Figure 2.7. For illustration purpose, the items are arranged in alphabetic order
instead of the order shown in Figure 2.6. To use FP-growth algorithm to generate projected databases,
the mining process starts from the (n − N)th item in the header table. The subroots construction of
conditional FP-trees is shown in Algorithm 5. In Figure 2.7(a), each sub-tree which will be put into
the projected databases has a label in square bracket. The subroots generated for the global FP-tree are
shown in Figure 2.7(b). The subroot creation algorithm for conditional trees is a little different from
Algorithm 5. Instead of generating subroot for each node in the conditional tree, only the subroot in
the root and leaves are computed for each conditional tree. This will greatly reduce the runtime of the
subroot creation algorithm. Those trees pointed by subroots are called projected trees. The projected
trees of each conditional tree are shown separately in Figure 2.7(d)(f)(h). For example, the B-projected
database is (C:2,D:1),(C:2),(D:1); and the AB-projected database is (C:2), (D:1) which is a subset of
B-projected database. Theorem 3 is the key for the FP-growth based database projection. The database
projection algorithm is shown in Algorithm 6 with those lines marked with one star added to the original
FP-growth algorithm. One can find out that the projected databases in Figure 2.7 are the same those
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in Figure 2.5. Note that the φ-proj database in Figure 2.5 is corresponding to the projected tree of the
global FP-tree in Figure 2.7(a).
Theorem 3. For each frequent itemset α, the α-projected database can be derived from the projected
trees of the α conditional FP-tree.
Proof Let Tαi be an arbitrary transaction in the projected trees of the α’s conditional FP-tree. Based
on the subroot and FP-tree construction algorithms, there must be a transaction in the original database
containing both Tαi and α. Based on the completeness of FP-tree [73], any transaction containing both
Tαi and α can be found in α’s conditional FP-tree and its projected trees.
2.5.3 Frequent Itemset Generation with Database Projection
For each frequent itemset β, the frequent itemsets generated from the projected database of β(β-
proj, or Projβ) are combined with β. This process is denoted as β×frequent pattern set(Projβ) in
Algorithm 6. The optimization of the single prefix-path FP-tree is the same as the approach proposed
in [73]. However, the database projection needs not be performed for the single prefix path P since
it has been generated into frequent pattern set(Projα). The frequent itemset generated from the pro-
jected database of the tree containing a single prefix path should be combined with each pattern in that
single prefix path separately(denoted as freq pattern set(R) in Algorithm 6). This is because the top
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branching node of Q is replaced by a null root. Each frequent pattern β generated in tree Q is com-
bined with the frequent patterns in Projβ . freq pattern set(Q) is combined with freq pattern set(P)
where the occurrence frequency of each combined frequent itemset is the minimum support among
those items. Those lines marked with double stars deal with frequent itemset generation from projected
database. The Algorithm 6 provides a way to mine the frequent itemsets in parallel. In section 2.6, we
will demonstrate how to use the newly proposed algorithm to fully utilize the power of reconfigurable
platform where software and hardware mine the frequent itemsets concurrently.
2.6 Experimental Evaluation
In this section, we will demonstate how to map the hardware/software algorithms to a reconfigurable
platform. We also compare our experimental results with the original FP-growth algorithm.
2.6.1 Area Requirements and Performance of Hardware
From Property 2 of the systolic tree, we know that there are K
W+1−1
K−1 = O(K
W ) nodes in a systolic
tree. The depth of the tree has exponential influence on the total size. In our VHDL implementation,
different sizes of trees are generated automatically by specifying the depth and degree parameters. We
placed and routed various configurations of this implementation using Xilinx ISE 9.1.03i. The targeted
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Figure 2.9 Simplified XtremeData XD2000i Architecture
device is a Xilinx Virtex-5 XC5VLX330 FPGA with package ff1760 and -2 speed grade. From the
place and route report, each node requires 50 LUTs. Approximately 25% of the available slices are
used when both K and W are four. When both K and W are five, the required slices is more than
100%. Therefore, our Xilinx Virtex-5 FPGA can at most accommodate a systolic tree of size four. The
clock frequency of post placement and routing for different combination values of K and W is shown
in Figure 2.8. As can be seen in this figure, the clock frequency drops gradually when the node degree
or the tree depth increases due to the increasing number of interfaces and interconnections between PEs
and the increasing routing delay for a larger circuit.
2.6.2 Performance Comparison
For performing a fair comparison, we selected as our target environment the XtremeData XD2000i,
which is a complete platform to explore the benefits of FPGA coprocessing with traditional micro-
processor computing systems [8]. XtremeData’s XD2000i development system comprises of a Dual
XEON motherboard with one Intel XEON processor and two Stratix III EP3SE260 FPGAs, running the
CentOS Linux operating system as shown in Figure 2.9. The XEON processor has four cores running at
1.6GHz and communicates with the FPGAs and the 4GB system memory through Intel Memory Con-
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Table 2.1 Benchmark Information
Benchmark Items Num. Max Min Total
Trans. Trans. Trans. Items
chess 75 3196 37 37 118252
BMS-WebView-2 3340 77512 161 1 358278
connect 129 67557 43 43 2904951
BMS-POS 1657 515597 164 1 3367020
pumsb 7117 49064 74 74 3629404
kosarak 41270 990002 2498 1 8019015
troller Hub (MCH). The CPU prepares a data buffer of a known size in system memory used for sending
and receiving data from FPGAs. The sending request may return immediately so that additional CPU
work may be performed before submitting the receiving request.
In our simulated environment, the systolic tree of size four is integrated with other hardware IP
components provided by XtremeData in one of the FPGAs. The Intel CPU executes the software Algo-
rithm 6 which is implemented in C++. For each frequent itemset β, a projected tree is generated as a set
of pointers pointing to the paths in the original FP-tree. The algorithm reads the transactions pointed by
those pointers and sends them to the systolic tree in FPGA. The sending operation returns immediately.
The FPGA hardware receives the transactions and creates the systolic tree using Algorithm 2. There-
after, the candidate itemsets are generated and dictated by hardware without software intervention in a
pipelined style. Algorithms 3 and 4 are executed in each node of the systolic tree. After all frequent
itemsets are collected, they are sent back to the software. After receiving the frequent itemsets from the
hardware, the software combines them with β.
During this process, the original database is projected sequentially which is similar to partition pro-
jection mentioned in [73]. The experimental results presented below are based on this sequential mode.
Reconfigurable development systems with multiple FPGAs integrated in the same board would not ben-
efit from this model since the running time of FPGAs in this case is smaller than the running time to
generate a projected database. Parallel projection, which scans each transaction in the original database
and projects it into multiple projected databases in parallel can fully utilize the multi-FPGA system.
Designing an efficient parallel projection software algorithm and applying it in a parallel FPGA impl-
mentation is a planned avenue of future work. We can expect that the parallel FPGA implementation
will much faster than the sequential model used in this work.
The experiments are performed on real datasets described in [18] and from the KDD Cup 2000
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Figure 2.10 Performance Comparison with FP-growth
data [86]. Table 2.1 characterizes the datasets in terms of the number of distinct items and transactions,
the maximum and minimum size of the transactions. The transactions in chess/connect/pumsb have
the same size. The sizes of the transactions in other benchmarks vary from several items to thousands
of items. The performance measure was the execution time of the systems on the benchmarks with
different support threshold. The execution time only includes the time for disk reading, memory I/O,
but excludes the disk writing time. The original software FP-growth algorithm which is implemented
in C++ is from [62]. In order to have a fair comparison, the software FP-growth algorithm also runs on
our target XtremeData 2000i platform without using the FPGA hardware.
The performance result of each benchmark is listed in Figure 2.10. The systolic tree algorithm is
almost two times faster than FP-growth for the chess and BMS-WebView-2 datasets. For the kosarak
dataset, the mining time of the systolic tree is larger than FP-growth. The mining time the FP-growth
grows larger than the systolic tree algorithm with the decrease of support threshold in BMS-POS. The
advantages of the systolic tree over FP-growth becomes dramatic with long frequent patterns, which is
challenging to the algorithms that mining the complete set of frequent patterns.
In retrospect, the systolic tree algorithm removes the most frequent items and mines them in the pro-
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Figure 2.11 Number of Rules Mined in Hardware
jected databases. Compared with the original FP-growth algorithm, the systolic tree algorithm reduces
the runtime by mining the dense part of the FP-tree in hardware and the sparse part in software simulta-
neously. However, it introduces the overhead of database projection. If the overhead is not amortized by
the runtime reduction, the systolic tree algorithm is slower than the original FP-growth algorithm. This
is illustrated in the kosarak benchmark. One can expect that the mining time will decrease with more
frequent patterns mined in hardware when the size of the systolic tree is fixed. In Figure 2.11, the value
of the y axis is the number of frequent patterns mined in hardware which includes the patterns generated
from the hardware directly and the patterns combined with those generated from the software as shown
in Algorithm 6. The number grows exponentially with the decrease of the support threshold. Even
though the projection overhead also increases with the decrease of the support threshold, the number of
patterns in hardware goes up sharply when the support threshold is less than 1000. This explains why
the systolic tree is faster than FP-growth for BMS-POS.dat in Figure 2.10 when the support threshold
is less than 1000.
2.7 Contribution
A new approach to mine the frequent itemset using systolic tree is proposed. The correctness
of the operations in systolic tree is formally proved. The area requirement and performance of the
systolic tree is analyzed. Due to the limited size of the systolic tree, a transactional database must be
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projected into smaller ones each of which can be mined in hardware efficiently. A high performance
projection algorithm which fully utilizes the advantage of FP-growth is proposed and implemented.
It reduces the mining time by partitioning the tree into dense and sparse parts and sending the dense
tree to the hardware. The algorithm was implemented on an XtremeData XD2000i high performance
reconfigurable platform. Based on the experimental results on several benchmarks, the mining speed
of the systolic tree was several times faster than the FP-tree for long frequent patterns. Improving the
mining efficiency on sparse patterns will be included in our future work.
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CHAPTER 3. FLOATING-POINT ACCUMULATOR
Floating-point accumulator is an important component in sparse-matrix vector multiplication which
is discussed in chapter 4. In this chapter, we will propose and evaluate an FPGA-based high performance
floating-point accumulator. Compared to previous work, our accumulator uses a fixed size circuit, and
can reduce an arbitrary number of input sets of varying sizes without requiring prior knowledge of the
bounds of summands. In this chapter, we describe how the adder accumulator operator can be heavily
pipelined to achieve a high clock speed when mapped to FPGA technology, while still maintaining the
original input ordering. Our experimental results show that our accumulator design is very competitive
with previous efforts in terms of FPGA resource usage and clock frequency, making it an ideal building
block for large-scale sparse matrix computations as implemented in FPGA-based high performance
computing systems.
3.1 Introduction
Floating-point accumulators (and vector reduction operators in general) form the basis of many
scientific computing applications, and can be found in such diverse fields as weather forecasting, nuclear
physics simulations, and image processing [105]. Given an input vector S, an accumulator performs a
simple summation of the individual elements:
S =
∑
si (3.1)
While this is a trivial computation to describe mathematically, the need for fast floating-point ac-
cumulators (along with other operators) led in part to the emergence of vector processing in the 1980s.
Accumulation is so commonplace in high performance computing applications that it has been de-
scribed by some as the “fifth floating-point operation” [90].
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One common computing scenario that requires a high performance accumulator is in Sparse Matrix-
Vector Multiplication (SMVM) [159]. For example, Google’s PageRank eigenvector problem is ar-
guably the world’s largest matrix computation (there were approximately 25 billion pages on the In-
ternet in 2008) [103]. The PageRank algorithm is dominated by SMVM computations given that the
Google matrix is very large (billions of rows and columns) and very sparse. Clearly, the performance
of SMVM and by extension, floating-point accumulation has real-world impact.
Special care must be taken when designing FPGA-based accelerators for applications that make
use of floating-point accumulators. The aforementioned SMVM operation calculates Y = AX , where
yi =
∑n
j=1 aijxj must be computed efficiently. A simple circuit to compute yi is shown in Figure 3.1.
In the case of a very large n (as is the case for Google PageRank), the elements in one row have to
be partitioned into d nme blocks. One block is sent to the circuit in each clock cycle. The partial sum
yri =
∑j=rm
j=(r−1)m+1 yij produced in each clock cycle is accumulated near the output of the circuit where
yi =
∑dn/me
r=1 y
r
i . The circuit module performing equation (3.1) is called the Adder Accumulator (AAC)
or alternatively reduction circuit in [171, 169, 170]. The specific design we propose in this chapter is
referred to as a Floating-point Adder Accumulator (FAAC), to distinguish it from other AAC circuits
that use fixed-point arithmetic.
The performance of any FPGA design is highly dependent on the clock frequency at which the cir-
cuit can run without timing constraint violations after placement and routing. The clock frequency in
turn is determined by the delay of the critical path in the circuit. Adding two values in one clock cycle,
as shown in Figure 3.2(a), will increase the critical path delay thus leading to a lower clock frequency.
Such a single-cycle FAAC design would severely reduce the performance of the whole FPGA system.
Consequently, any high performance FPGA-based accumulator must partition the floating-point addi-
tion across multiple clock cycles in order to improve the resulting clock frequency.
Also, as highlighted by [49], FPGA I/O capacity can often limit the performance of the system. De-
signing a scalable and pipelined stall-free accumulator to fully utilize the I/O bandwidth and computing
resources is critical to achieve a high performance goal. Designing a floating-point accumulator with
pipeline stalls is trivial. One straightforward way is to use a standard k-stage floating-point adder as
shown in Figure 3.2(b). There are k clock cycles stalls between two additions. In other words, the sum
of the first addition to be added with a third value will not come out of the adder until k clock cycles
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Figure 3.1 Matrix-vector Multiplication Example
after the first two values entering the pipelines.
Removing these pipeline stalls is a challenging task since the pipeline input fed by the later pipeline
output introduces feedback. That is, a new input data cannot be processed until the previous sum comes
out from the end of the pipeline. An intuitive approach in designing a deeply pipelined and stall-free
floating-point accumulator is the adder tree as shown in Figure 3.2(c). An adder tree with n− 1 adders
can be used to accumulate n floating-point values. The first row in the tree has dn2 e adders; the ith row
has d n
2i
e adders; the last row in the tree has only one adder whose output is the accumulated result.
However, this approach is infeasible when n is large or the n input values cannot arrive in the same
clock cycle. The resource utilization on a single FPGA device will be prohibitively high when n is
large. Also, the number of pipeline stages to compute a sum will be intolerably large since the depth of
the adder tree is dlogn2 e × k, where k is the number of pipeline stages in an adder.
Our FAAC design as described in this chapter accumulates positive and negative numbers separately
so that the accumulation adder does only additions of numbers of the same sign. Saving leading zero
count and cancellation shift reduces the latency of the adder. A subtractor which computes the difference
of the two partial sub-sums is not in the accumulator loop. By using the log-sum technique two standard
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Figure 3.2 Impractical FAAC Architectures
adders reduce intermediate sub-sums. The summation order is different from the order of the inputs, the
impact of this feature on result accuracy is discussed in Section 3.6. Preliminary results show that our
heavily pipelined (48 stages) FAAC design can obtain high clock frequencies (and subsequently high
performance) while using a relatively small amount of FPGA resources.
3.2 Problem Formulation
The input of the FAAC is a sequence of floating point numbers which may be positive or nega-
tive. The numbers belong to different groups. The numbers in the same group are fed into the FAAC
consecutively. At each clock cycle, only one number enters the pipelines. In a formal way:
Suppose the input data stream is {a1,1, a1,2, ..., a1,n1}, {a2,1, a2,2, ..., a2,n2}, · · · , {ai,1, ai,2, ..., ai,ni},
· · · , where ai,j is the jth data in the ith group. The numbers in the bracket belong to the same group. If
as,j arrives earlier than at,j , all the data in the sth group must arrive earlier than the data in the tth group.
The problem is to sum up all the data in a group into a single value such that ai =
∑ni
j=1 ai,j , i = 1, 2, ....
In the extreme case, each group has only one data value and the accumulator behaves as a queue.
3.3 Previous Work
The design of floating-point accumulators can be traced back to the 1980s with the emergence
of pipelined vector machines [85, 105]. An adder accumulator adopting the architecture in [105] is
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well-suited for accumulating one input group. However, the buffer will overflow for multiple input
groups. In [169], the reduction circuit uses only one adder with Θ(log(n)) space and Θ(log(n)) latency.
However, the design can not handle the accumulation correctly when the number of inputs in a group is
not a power of 2. The reduction circuit in [171] uses only one floating-point adder but needs two buffers
of size k2 where k is the number of pipeline stages of the adder. However, the latency of reducing one
input group depends on the sizes of subsequent groups and the latency of reducing may be unacceptably
large if the size of the subsequent groups is very large. Also, the output order of the sums may not be
the same as the input order of the input groups. The design trade-offs and different approaches for
accumulators are studied in [170]. The accumulators presented in both [38] and [75] require the user to
specify bounds on the values to be accumulated beforehand.
3.4 Design Principle
To accumulate n numbers, one straightforward observation is that the number of partial sums is at
most equal to the number of stages of the adder. At most k adders will be used where k is the number
of pipeline stages; one is to produce the partial sum, the other k−1 adders form an adder tree to sum up
the k − 1 partial sums. Designing an accumulator using this approach is prohibitive in a single FPGA
device when k is large. Since the data is sent to the accumulator in a serial fashion, we use the log-sum
technique [85] to reduce the partial sums. To reduce k partial sums produced by the first adder, the
pipeline needs only another dlogk2e adders and is totally independent of the intrinsic number of stages
in those adders. Therefore, the number of stages in the first adder is critical and determines the number
of adders to be used and the delay of the whole accumulator. Figure 3.3 shows the two cases for k = 4
and k = 8. Notice that the number of adders is not determined by the value of p.
The relationship between clock frequency and pipeline stages can be formulated as Frequency ∝
(Pipeline Stages/Total Delay). To maintain a high clock frequency while using fewer pipeline
stages, we have to reduce the total delay of the adder. We observe that the floating point adder which
only performs addition has a much lower delay than the adder which performs both addition and sub-
traction. For example, the former does not perform the mantissa comparison, the leading-zero counting
and has fewer exception signalings and barrel shifters. Hence, we reduce the total delay by requiring
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that the first adder only performs addition.
The overview of our architecture is shown in Figure 3.4. The first adder performs addition on values
of the same sign only. If the sign of the input is different from the sign of the output partial sum, the
partial sum is pushed into the stack with the same sign; otherwise, the partial sum acts as one of the
input. The 4-stage adder accumulates any number of sequence values into at most 4-pairs of partial
sums. The subtractor performing only subtraction produces at most 4 partial sums for an arbitrary
number of values. Using the log-sum technique shown in Figure 3.3, another two standard adders are
used to reduce the 4 intermediate partial sums. As shown in Figure 3.4, the first adder which only
performs addition has k = 4 pipeline stages to produce the partial sums. In this chapter, we refer to
these pipeline stages as bands. The increased number of pipeline stages will lead to a higher clock
frequency. For example, an 8-band accumulator will typically have a higher frequency than a 4-band
accumulator.
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3.5 Architecture
Details of our proposed FAAC architecture are shown in Figure 3.5. It is mainly composed of three
modules: the distributor, the subtractor and the full adder. The input data is sent to the distributor whose
outputs are connected to the inputs of the subtractor. The outputs of the subtractor are in turn tied to
the inputs of the full adder. The outputs of the accumulator are hard-wired to the outputs of the last full
adder.
3.5.1 Distributor
The distributor is composed of a 4-stage adder, two stacks, and some control logic. One stack stores
the positive data while the other stores the negative data. In each clock cycle, the incoming data is added
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with zero, output of the adder or the data on the top of the stack with the same sign. Since the number
of intermediate results for the adder is at most k, the depth of the stack is equal to k. Each input data
has two auxiliary bits called the Input Control Codes (ICCs). The ICCF bit is equal to 1 if the input
data is the first incoming number in a new group; otherwise, it is equal to 0. The ICCL bit is equal to
1 if the incoming data is the last number in a group; otherwise, it is equal to 0. If a group has only one
data value, the two bits are both equal to 1. Two queues with the same depth as the 4-stage adder serve
as FIFO buffers for the ICCs. Another queue sign is for the sign bit of the input data since the signs of
the two inputs are the same. The control logic is used to schedule the inputs of the 4-stage adder and
the outputs of the distributor.
The input scheduling algorithm is shown in Algorithm 7. input(in) is the incoming data; input(reg)
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Algorithm 7 Input Scheduling Algorithm of Distributor
if last=0 then
if sign(3)=sign(in) then
input(reg)← sum;
else
push sum into stack(sign(3));
if stack(sign(in)) is empty then
input(reg)← 0;
else
input(reg)← stack(sign(in));
end if
end if
else
input(reg)← 0;
end if
is the other input of the 4-stage adder. last is the logic OR result of the ICCL queue elements. sum
is the output of the 4-stage adder. last = 0 happens only when the current group has more than four
numbers; last = 1 happens only when the last number of the current group is in the pipelines. In the
latter case, the new incoming data should be added with zero and the output of the adder should not be
added with the new incoming data, but be sent out as output as shown in Alg 8. This is because the
incoming data and the output of the 4-stage adder belong to different groups. In the former case, the
newly generated partial sum is added with the incoming data if they have the same sign; otherwise, it is
pushed onto the stack and the new incoming data is added with a number popped off of the stack with
the same sign. In the case that the stacks are empty or the incoming data is one of the first four numbers
in a group, zero is added with the incoming data.
The distributor has two data outputs in each clock cycle; one is positive pos, the other is negative
neg. One of the outputs must come from the partial sum, the other is popped by the stack with the
opposite sign or zero when that stack is empty. One of the outputs must be zero when the group being
accumulated has less than five numbers. As shown in Figure 3.5, we use multiplexers to express the if
statements in the algorithms.
To run the algorithms correctly, we must assure that both stacks are empty when the last partial sum
of a group comes out of the 4-stage adder. Therefore, the first four partial sums of a group are equal
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Algorithm 8 Output Scheduling Algorithm of Distributor
if last=1 then
if sign(3)=+ then
pos← sum;
neg ← pop stack(−);
else
neg ← sum;
pos← pop stack(+);
end if
end if
to the numbers themselves since they are added with zeros. We define Ap and An as the number of
positive and negative data pairs in the pipelines and Sp and Sn as the number of positive and negative
data in the stacks.
Lemma 3.5.1. At any moment t, Ap > Sn and An > Sp when the last data is not in the k-stage adder
pipelines and the stacks are empty initially.
Proof This lemma can be proved by deduction. When the last data is not in the adder pipelines, last =
0 is true. Initially Sp and Sn are both zeros. A0p > S0n and A0n > S0p are true. Suppose the conclusion is
true in clock cycle t. Now we prove it is also true in clock cycle t+ 1 by two scenarios:
In the first scenario, the partial sum is positive at clock cycle t + 1, i.e. sign(k − 1) = +. If
sign(in) = +, the partial sum serves as one of the input. At+1p = A
t
p, A
t+1
n = A
t
n, S
t+1
p = S
t
p, S
t+1
n =
Stn remain unchanged. A
t+1
p > St+1n and At+1n > St+1p are true. If sign(in) = −, the partial sum is
pushed onto the positive stack, i.e., St+1p = S
t
p + 1. The adder pipelines lose one positive number but
catch a negative input, i.e., At+1p = A
t
p − 1, At+1n = Atn + 1. Observing from the input scheduling
algorithm where last = 0, a negative number is popped off of the negative stack if it is not empty; zero
is used as one of the input if the stack is empty. That is, St+1n = S
t
n − 1, or St+1n = Stn = 0. Under this
circumstance, At+1n = A
t
n + 1 > Stp + 1 = St+1p ;
At+1p = A
t
p − 1 >
 S
t
n − 1 = St+1n if Stn > 0
0 = St+1n if S
t
n = 0
Therefore, At+1p > St+1n and At+1n > St+1p are also true when sign(in) = −.
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The proof for the second scenario where the partial sum is negative at a clock cycle t+ 1 is similar.
Theorem 3.5.1. The stacks in the distributor are empty at the moment the first partial sum comes out
of the k-stage adder.
Proof Intuitively, a k-stage adder can only at most produce k positive or negative partial sums according
to the input and output data scheduling algorithms. These partial sums act as k pairs of inputs of the
subtractor. Therefore, no data should be left in the stacks when the last partial sum of a group comes out
of the adder. This can be proved more formally. Consider only the unique case of the first group. The
stacks are empty when the data of the first group arrives. If we can prove that the stacks remain empty
after the last partial sum of the first group comes out of the adder, the subsequent groups will clear the
stacks in the same manner.
If the number of data to be accumulated in the first group is less than 5(n 6 4), the stacks must
be empty since last is equal to 1. In this scenario, the first and subsequent partial sum are sent to the
output directly. Note that there are no push operations in the input scheduling algorithm with last = 1
and the output scheduling algorithm. Therefore the stacks must be empty when n 6 4.
If the number of data to be accumulated in the first group is no less than 5(n > 5), the operation of
distributor can be divided into two phases. During the first phase the last data of the first group is not
in the pipeline of the k-stage adder, i.e., last = 0. In this phase, the output algorithm is not triggered.
In the second phase, the last data of the first group is in the pipeline of the k-stage adder, i.e., last = 1.
The partial sum of the adder is no longer pushed into the stack or added with the incoming data, but
sent to the input of the subtractor. As proven in lemma 3.5.1, Ap > Sn and An > Sp are true in the first
phase. In the second phase, Ap positive numbers in the pipelines are coupled with Sn negative numbers
in the negative stack and Ap − Sn zeros as the output of the distributor. An negative numbers in the
pipelines are coupled with Sp positive numbers in the positive stack and An− Sp zeros as the output of
the distributor. By the time the last partial sum of the first group leaves the pipeline, all data in stacks
are sent to the output of the distributor. In other words, the stacks are empty.
Theorem 3.5.2. At any moment Ap > Sn and An > Sp are true.
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Proof From lemma 3.5.1 and theorem 3.5.1, the conclusion is true when all the numbers in the pipelines
belong to the same group. In the case of numbers in the pipeline belonging to multiple groups, no partial
sums are pushed onto the stacks in conformity with the input and output scheduling algorithms. Thus
the conclusion is also true.
The other three outputs of the distributor are valid, ICCF and ICCL. The valid signal is set when the
data output should be treated as valid outputs. The ICCL/ICCF signal is set if the output is the last/first
data pair of a group. In Figure 3.5, the valid signal is directly connected to last. The reason is that the
output scheduling algorithm is triggered whenever last is set. The ICCL signal is directly connected to
the output of the ICCL queue since the last data of a group must be in the last output pairs.
The output ICCF signal should not be set until the valid outputs are available. Moreover, it should
be set only when the current output pair is the first one of a group. There are two situations in the
latter case. In the first situation, the number of data in the group is no more than four. The first partial
sum is in the first output pair. Therefore, the output of the ICCF queue can be used as the output
ICCF directly. That is, ICCF tiout = valid
ti
⋂
ICCF tiqueue = last
ti
⋂
ICCF tiqueue, where
⋂
and
⋃
are logical AND and OR operations, respectively. In the second situation, the number of data in the
group is larger than four. The first partial sum is not in the first output pair. However the circuit must
remember that the first partial has been generated. A D flip-flop is used to serve as the memory cell. It
is set once the first partial sum comes out of the pipeline and cleared once a new group comes out. That
is, ICCF tiout = last
ti
⋂
(
⋃t=ti
t=ts
ICCF tqueue), where ts is the clock cycle at which the first partial sum
comes out of the adder pipeline; Obviously, ICCF tsqueue = 1. Combining the two cases together, we
have ICCF tiout = last
ti
⋂
(
⋃t=ti−1
t=ts ICCF
t
queue
⋃
ICCF tiqueue).
3.5.2 Subtractor and Full Adder
The input of the subtractor in each clock cycle is a pair of positive and negative data values. It only
performs floating-point subtraction. The full adder component has two floating-point full adders(also
called Sadders) which can perform addition and subtraction. The input of the full adders can be positive
or negative.
One input of Sadder1 is hard-wired to the output of subtractor directly. The other input has one
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Table 3.1 Valid Input Patterns of Sadder1 (k = 4)
Left Input First,Last Last Second Last Last
Right Input 0 First First 0 Third
Input Number 1 2 3,4 3 4
extra flip-flop used strictly as a single clock cycle delay. The number of outputs from the subtractor
for each group is at most k. The Sadder1 will sum up at most two outputs at each clock cycle. The
valid input patterns of the Sadder1 in the case of k = 4 are shown in Table 3.1. The left and right
inputs correspond to the inputs of the Sadder1 in Figure 3.5. In the first column of Table 3.1, there is
only one number which is both the last and first one of a group. The input pattern in the third column
happens when the number of outputs from the subtractor is 3 or 4. Observing carefully Table 3.1,
the input pattern is valid when the last data is the left input or the first data is the right input and
the second data is the left input. Hence the valid input signal for the sadder in clock cycle t can be
expressed as validtin = valid
t
out
⋂
(ICCLtout
⋃
(ICCF t−1out
⋂
ICCF tout)) where validin is the input
signal of Sadder1; validout ICCLout ICCFout are the output signals of the subtractor. The right
input must be cleared once a pair of valid inputs is sent to Sadder1. The corresponding circuit is
shown in the bottom-left of Figure 3.5. For k > 4 where k is power of 2, we need to deal with
two input numbers which contain neither the first nor the last data. For example, the input pattern
which has the 5th and 6th inputs from the subtractor is valid while the input pattern with the 4th and
5th inputs is not valid. A single memory bit ov can be used to indicate whether the output of the
subtractor has the even sequence order. It is also reset after a valid pair of data is sent to the Sadder;
otherwise, it is flipped every clock cycle. The valid signal in this case can be expressed as validtin =
validtout
⋂
(ovt
⋃
ICCLtout
⋃
(ICCF t−1out
⋂
ICCF tout))
The ICCL input of Sadder1 is connected to the ICCL output signal of the subtractor only when the
input pattern is valid; otherwise, it is cleared. The ICCF input of Sadder1 is set if the ICCF output is set
in the previous or current clock cycle and the input pattern is valid. For k > 4, the circuit for ICCL and
ICCF inputs of Sadder1 is also correct.
The connection between Sadder1 and Sadder2 is similar to that of Sadder1 and the subtractor. In
the k = 4 case, each group has at most two inputs for Sadder2. The input pattern is valid only if the
ICCL input is set. The right input is cleared after a pair of valid inputs is sent to Sadder2.
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Table 3.2 Comparison with Previous Work
Design No. of Adders Buffer Size Clk Frequency Total Latency Latency per Group Out-of-order
PCBT [170] dlogn2 e 2dlogn2 e Decrease with n n + αdlogn2 e Predictable No
FCBT [170] 2 3dlogn2 e Decrease with n 6 3n + (α− 1)dlogn2 e Predictable No
DSA [170] 2 αdlogn2 + 1e stable n + (α− 1)dlogα2 + 1e Not Predictable Yes
SSA [170] 1 2α2 stable 6 n + 2α2 Not Predictable Yes
FAAC < 2 + dlogk2 e 2k stable n + k + αd(1 + logk2 )e Predictable No
3.6 Data Accuracy
The accumulator performs the summation in a different order than the order of inputs. Since the
floating point addition is not truly associative, the accumulated result may not be compliant with the
result of sequential floating point additions. In floating point addition, adding a large number with a tiny
number will lose precision. For example, the sum of E80 and 2 is still E80 where 2 is shifted out of range
to be 0. For a sequence of input (E80,-E80,2,-1), our design returns 0 while an in-order accumulator
would return the exact result 1; for a sequence of input (E80,2,-E80,-2), an in-order accumulator returns
-2 while our design returns the exact result 0. The value of the positive or negative sub-sum in our
design will never decrease. Thus a sequence which would not overflow if summed sequentially may
overflow in our design. This problem could be lessened by adding extra bits to the exponent and
mantissa. Consider a long sequence of data whose sum converges to 0. The numbers arriving later
become smaller and smaller. Since the positive and negative sub-sums in our accumulator will never
decrease, the small number will be shifted out as 0. If the sum of the sequence converges to 0, our
accumulated result will not be as close to 0 as the result of a sequential accumulator.
3.7 Area and Performance Evaluation
3.7.1 General Analysis
In this section, the characteristics of the FAAC are compared with those designs proposed in [170].
Table 3.2 summarizes the different characteristics of our design and those in the previous work [170].
ni is the number of data values in a group whereas n =
∑p
i=1 ni is the total amount of data in p groups.
p is the maximum number of groups which can be put into α segments [170]. In practical applications
(e.g. SMVM), n is usually much larger than ni which in turn is much larger than k. As mentioned
in [170], the practical value of n is over tens of thousands and α is under 20 while k in our design is
64
only 4.
As discussed in Section 3.4, the number of adders to accumulate k partial sums is dlogk2e. Suppose
the adder which only performs addition in our architecture has k stages instead of 4. The number of
adders we use are the k-stage adder, the subtractor and dlogk2e full adders which is less than 2 + dlogk2e
adders. The buffers used in the FAAC are two stacks whose sizes are equal to 2k.
The delay to accumulate a set of groups is referred to as the total latency which starts from the
clock cycle at which the first number of the first group comes into the accumulator until the clock cycle
at which the sums for all groups come out of the pipeline. The latency per group is the latency to
accumulate a group with ni numbers starting from the clock cycle at which the first number enters
into the accumulator until the clock cycle at which the sum comes out of it. Suppose the last data in
a group entered into the accumulator at clock cycle ts. The sum of the numbers in the group is ready
in clock cycle ts + C where C is the sum of the pipelines stages in the FAAC. In our implementation,
C = 4+14+15+15 = 48. If a full adder has α pipeline stages and the subtractor is considered to be a
full adder, C is equal to k+α+αdlogk2e = k+αd(1 + logk2 )e. The latency per group of the FAAC is
therefore only dependent on the amount of data in the current group and equal to ni +C. In each clock
cycle, input data enters into the FAAC without stalls. It takes n clock cycles for the last number in the
last group to enter into the FAAC. After C clock cycles, the sum of the last group is ready. Therefore,
the total latency of the FAAC is n+ C.
As mentioned in [170], the PCBT design is infeasible to be implemented in an FPGA due to the
large number of floating-point adders. From Table 3.2, the area of PCBT FCBT and DSA increases
with the number of data to be accumulated; SSA has the smallest number of adders while the FAAC has
the smallest buffer size. With the rapidly increasing gate count in modern FPGAs, the number of adders
in the FAAC which grows logarithmically with k is acceptable. As we will see later in this section, the
FAAC circuit with k = 4 occupies only a small fraction of a Xilinx Virtex 5 device which makes it
suitable to be used as a building block in a larger FPGA-based system on the same chip.
The clock frequency of PCBT and FCBT will decrease dramatically with n [170]. Thus, they are
not proper choices to accumulate large sets of data. The PCBT and FCBT designs cannot start the
computation without knowing the maximum size of datasets beforehand. The total latency of DSA
and SSA depends on not only the amount of data in the current group but also on those of previous and
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Table 3.3 Characteristics of FAAC Modules on Xilinx FPGAs
Module Pipe XC2VP30 XC5VLX110TStages Slices (%) MHz Slices (%) MHz
Adder 4 548 (4%) 162 267 (1.5%) 244
Distributor 4 1303 (9%) 162 562 (3%) 244
Subtractor 14 1367 (9%) 187 494 (2%) 297
Sadder1 15 1806 (13%) 176 740 (4%) 286
Sadder2 15 1798 (13%) 191 702 (4%) 280
Total: 48 6252 (45%) 162 2269 (13%) 244
subsequent groups. The unpredictable latency of DSA and SSA imposes great difficulty when applying
them to large-scale SMVM and other applications. The dependency comes from the fact that DSA and
SSA schedule inputs from different groups to the adders. The previously arrived group whose size is
very large might still be coalescing while a small group finishes. This also results in another drawback
of the DSA and SSA designs that the order of the sums is different from the order of the input groups.
[170] suggests writing the outputs into a buffer and reading them out in order. An additional tag has to
be attached to each group to differentiate them in the end. In contrast, the FAAC has a reasonable and
predictable latency for each group. The latency for a group in the FAAC is only determined by the size
of the current group and the total number of pipeline stages in the accumulator. The output order of the
sums in the FAAC is the same as the input order of the groups which eliminates any post processing.
3.7.2 Design Implementations
We made use of a double precision floating-point core from the OpenCores library [116], which
we enhanced to perform accumulation using our own VHDL modules. Mentor Graphics Modelsim
6.4c and Xilinx ISE 10.1 were used for simulation and implementation. The proposed architecture was
implemented in both a Xilinx Virtex-V XC5VLX110T and a Xilinx Virtex-II Pro XC2VP30 FPGA.
The characteristics of all components are listed in Table 3.3. The Adder is the 4-stage adder which
only performs addition. The Subtractor is the adder which only performs subtraction. The stages of
the FAAC are the sum of the stages inDistributor, Subtractor and two Sadders. However, the area
of the FAAC is larger than the sum of the components since the multiplexers and logic gates shown in
Figure 3.5 are not included in those components. In the Virtex-II Pro implementation, no more than 1%
of the area is used for control logic. The total area of the FAAC is less than 4 full adders. In this initial
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Table 3.4 Implementation Characteristics (n=128, α = 4, k = 4)
Design Adders Slices BRAMs Clk Freq Latency
PCBT 7 6808 − 165 MHz 226 µs
FCBT 2 2859 10 170 MHz 6 475 µs
DSA 2 2215 3 142 MHz 232 µs
SSA 1 1804 6 165 MHz 6 520 µs
FAAC < 4 6252 0 162 MHz 176 µs
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Figure 3.6 Latency for Accumulating Datasets
implementation, only the rounding toward zero mode is supported. Even though the 4-stage adder
has a low delay, the critical path of the FAAC lies in the 4-stage adder of the distributor.
We compared our architecture implemented in the Virtex-II Pro device with those designs in [170].
The characteristics of the different designs are summarized in Table 3.4 where n = 128, α = 14, and
k = 4. The latency is computed according to clock cycles based on the formula provided in Table 3.2.
Though the FAAC uses no more than four adders, the number of the slices it uses is almost the same as
that of PCBT. This is due in part to the fact that we used an inefficient open-source floating-point core.
Shrinking the resource usage of the adder is part of our future work.
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3.7.3 Performance Comparison
Figure 3.6(a) shows the total latency of the designs for accumulating a single set of 128 inputs. Even
though the clock frequency of the FAAC is not the highest, it achieves the smallest latency to reduce a
single set. This is because the FAAC requires the smallest number of clock cycles. Figure 3.6(b) shows
the total latency for accumulating 128 sequential sets of 128 inputs. The FAAC has larger latency than
PCBT and FCBT since the clock period dominates the latency with a large number of inputs. However
as mentioned in [170], PCBT is not realistic for most FPGA-based designs; PCBT and FCBT must
know the largest size of datasets beforehand.
3.8 Contribution
We described an area and performance efficient architecture for a floating-point adder accumulator
which can be used to reduce an arbitrary number of groups with arbitrary sizes. Compared with previous
work, our approach has several advantages: (1) the area and the clock frequency remain unaffected by
the inputs; (2) the accumulation time for each group does not depend on any other group; (3) the number
of clock cycles to accumulate a group is equal to the sum of the group size and the number of pipeline
stages in the FAAC; (4) the output order of the sums is the same as the input order of the groups; (5)
the design does not require any preprocessing of the input data. Besides those advantages mentioned
above, the performance analysis shows that our architecture is very competitive compared with other
designs.
Though the area usage of the FAAC is greater than most of profiled existing designs, the total
amount of area fits comfortably into current-generation (Virtex 5) and older-generation (Virtex-II Pro)
mid-range FPGA devices. We believe our FAAC circuit is a good choice for FPGA-based high perfor-
mance computing applications.
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CHAPTER 4. SPARSE MATRIX-VECTOR MULTIPLICATION
In this chapter, we will present a I/O bandwidth sensitive Sparse Matrix-Vector Multiplication(SMVM)
engine implemented on reconfigurable platform. Sparse Matrix-Vector Multiplication (SMVM) is a
fundamental core of many high-performance computing applications, including information retrieval,
medical imaging, and economic modeling. While the use of reconfigurable computing technology in
a high-performance computing environment has shown recent promise in accelerating a wide variety
of scientific applications, existing SMVM architectures on FPGA hardware have been limited in that
they require either numerous pipeline stalls during computation (due to zero padding) or excessive in-
put preprocessing during run-time. For large-scale sparse matrix scenarios, both of these shortcomings
can result in unacceptable performance overheads, limiting the overall value of using FPGAs in a high-
performance computing environment. In this chapter, we present a scalable and efficient FPGA-based
SMVM architecture which can handle arbitrary matrix sparsity patterns without excessive preprocess-
ing or zero padding and can be dynamically expanded based on the available I/O bandwidth. Our
experimental results using a commercial FPGA-based acceleration system demonstrate that our recon-
figurable SMVM engine is highly efficient, with benchmark-dependent speedups over an optimized
software implementation that range from 3.5× to 6.5× in terms of computation time.
4.1 Introduction
Floating-point Sparse Matrix-Vector Multiplication (SMVM) plays a paramount role in many sci-
entific and engineering applications, including image construction, economic modeling, industrial engi-
neering, control system simulation and information retrieval [159, 172]. In solving large linear systems
y = Ax (where A is an n× n sparse matrix with nz non-zero entries, and x and y are 1× n matrices)
and eigenvalue (λ) problems Ax = λx using iterative methods, SMVM can be performed hundreds or
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even thousands of times on the same matrix. For example, Google’s PageRank eigenvector problem
is dominated by SMVM, where the size of the matrix (n) is of the order of billions [113]. A naive
sequential solution of the PageRank problem using the power method would take days to converge. As
the size of the datasets used in scientific and engineering applications (including Google PageRank)
continue to grow rapidly, the runtime of SMVM is likely to continue to dominate these applications.
SMVM can be characterized as containing large amounts of floating-point computation, coupled
with irregular memory access patterns [108]. Memory bandwidth has been a significant performance
bottleneck in traditional microprocessor architecture. While multi-level cache hierarchies are success-
fully used to improve the memory throughput of data-intensive applications, the irregularity of SMVM
memory access has led to limited performance scalability of these applications on traditional micro-
processors [120, 77]. More recently, Graphics Processing Units (GPUs), in addition to being used for
accelerating graphics rendering applications have been exploited for accelerating general-purpose com-
putations [4]. These modern GPUs have a hybrid caching / memory hierarchy with various latencies
and optimal access patterns. This architectural complexity (coupled with a highly parallel execution
model) has made it a challenge to optimize an irregular data-intensive application such as SMVM for
GPUs [108].
Several companies have leveraged the highly parallel and specialized computational fabric of mod-
ern FPGAs to develop FPGA-based high-performance computing systems (e.g. SRC [5], Cray [3],
XtremeData [8], and Convey [2]). While large-capacity FPGAs have been successfully used in these
platforms to accelerate important computational kernels, it is clear that improving on I/O throughput is
necessary for accelerating FPGA-based data-intensive applications, including SMVM [49]. Our main
contribution is to create a new FPGA-based architecture for SMVM, which attempts to minimize mem-
ory access overhead without performing excessive preprocessing of the input matrix, as required in pre-
vious approaches. Our design efficiently keeps track of inter-row computation in the SMVM pipeline,
eliminating the need for zero padding (stalls), while adding little hardware overhead as compared to
previous approaches.
To save storage space and improve computing performance, only nonzeros in sparse matrix are
stored and processed. The sparse matrix representation is critical to the architecture design. There are
a multitude of sparse matrix formats. Different formats require distinct storage-computation features
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and manipulate entries of the matrix dissimilarly. For example, diagonal format represents those sparse
matrices whose nonzero values are restricted to a small number of matrix diagonals. ELLPACK [19]
is an appropriate choice when the maximum nonzeros per row does not substantially differ form the
average. The aim of our architecture is to deal with arbitrary sparsity patterns though a particular archi-
tecture tailored for a highly specific class of matrices has higher performance. The compressed sparse
row(CSR) format is a most popular and efficient sparse matrix presentation regardless the structure of
the nonzero entries. The CSR format for a sparse matrix is composed of three vectors: value, column
and row start. value has the nonzeros in a row-major order; column stores the column indices for
nonzeros in value; row start points to the locations in the value vector that starts a row. The re-
lationship of these vectors to represent a matrix is illustrated in figure 4.1. we use the MatrixMarket
Coordinate format to represent general sparse matrices. The coordinates and values are explicitly given
for each nonzero element in a matrix.
4.2 Relative Work
Due to its singular importance , enormous effort has been devoted to SMVM with the aim of maxi-
mizing the performance on different computing systems since last century [115, 144]. For example, the
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work in [154, 66, 112, 145, 120, 88, 135, 76, 153] targeted to improve SMVM performance on tradi-
tional microprocessor architectures. The strategies to optimze SMVM performance on multi-processor
platforms can be found in [12, 102, 23, 94, 128, 30, 31, 119, 79, 87, 83, 104, 151]. And the solutions of
SMVM on message-passing based mutli-computer system were presented in [148, 60, 82, 111]. Some
other work for hybrid architectures, recently emerged GPU, multicore and FPGA architecture, can be
found in [159, 93, 66, 157, 20, 52, 172, 136, 41] [154] improved the performance of SMVM by splitting
the sparse matrix into a sum where each term in the sum is stored in a block structure. [144] describes
techniques that increase instruction-level parallelism on superscalar RISC processors. [112] presented
performance models and compact data structure for SMVM cache blocking which significantly reduces
cache misses in SMVM. [77] described optimization techniques to increase register blocking. [145]
described techniques that increase instruction-level parallelism for superscalar RISC processors. [120]
proposed data structures along with reordering algorithms to reduce the number of memory indirec-
tions. [88] used index and value compression to achieve impressive SMVM speedups. [135] outlined
an approach to implement irregular sparse matrix solvers in high performance fortran. [76] modeled the
data locality in the execution SMVM. [153] developed upper and lower bound on the performance of
SMVM. In [115], the balancing of distributed storage of non-zero elements among parallel processor
arrays is investigated. [12] implemented algorithms to compute SMVM on a distributed memory multi-
processor system, PARSYS SN1000 in 1992. [102] performed an average analysis of data distribution
for SMVM on a many-processor hypercubic network. [23] gave vector partitioning algorithms which
have a good balance of the communication load among the processors. [94] proposed adaptive run-
time tuning mechanisms to improve the parallel SMVM performance on distributed memory systems.
Their mechanisms balances computational load at runtime with negligible overhead. [128] proposed a
MRD(Multiple Recursive Decomposition) partitioning algorithm which maps the data into a multipro-
cessor network with mesh topology. Because of the deficiencies of the graph model for decomposing
sparse matrices for parallel SMVM, [30, 31] proposed hypergraph models. [119] improved the data
locality on shared memory multiprocessors(SMP). [79] described optimization techniques for SMVM
on uniprocessor and SMPs, such as register blocking, cache blocking, and matrix reordering. [87]
discussed scalable implementations of SMVM on a cc-NUMA machine SGI Altix3700. [83] proposed
a SIMD algorithm for computational electromagnetic and scattering matrix models in distributed mem-
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ory computing. [104] maximized SMVM performance on RISC based MIMD computers by using a
cache mirror strategy. [151] presented a two dimensional data distribution approach for SMVM which
spread the computation and communication work evenly over the processors. [148] described general
software utilities for performing SMVM on distributed-memory message-passing computers. [60] in-
corporated several optimization techniques into an efficient implementation using message-passing to
improve the SMVM performance with symmetric matrices. [82] addressed the implementation is-
sues in a shared virtual memory system on a distributed memory parallel computer. [111] combined
fast load-balancing with efficient message-passing techniques to alleviate computational and inter-node
communications challenges. [66] performed an extensive experimental evaluation of the SMVM kernel
for single and multi-threaded version on a variety of modern commodity architectures. [157] imple-
mented SMVM on different supercomputers, such as massively-parallel systems, vector computers and
distributed shared-memory systems. Different programming models are used in these systems, includ-
ing hybrid programming models which combined message-passing and shared-memory programming
models. The emergence of Graphics Processor Units(GPU) as powerful parallel systems in recent years
is an attractive choice for SMVM. Several optimization approaches of SMVM kernels on GPU archi-
tecture have been presented [19, 20, 108, 106, 58]. Some online toolkits and libraries for GPUs are also
available [36, 114]. [20] explored several efficient implementation techniques for SMVM in CUDA.
[52] defined a storage format which improve the SMVM performance on vector computers.In recent
years, several architectures on different platforms have been proposed. SMVM is implemented on
several multicore platforms in [159] to explore the potential advantages of explicit multicore program-
ming. [159] presented several optimization strategies to implement SMVM on multicore systems. [93]
presented optimization for SMVM and its generalization to multiple vectors, SMMVM.
FPGAs have great potential in coping with the irregularity of SMVM due to their intrinsic pipelined
ability, intrinsic parallelism and configurable architecture. A reconfigurable hardware accelerator for
fixed-point matrix-vector multiply is proposed in [28]. The design of floating-point SMVM in [172]
employs double precision floating point multipliers, adders, and performs multiple floating-point oper-
ations as well as I/O operations in parallel. The Xilinx Virtex-II Pro XC2VP70 is used as the targeted
device. The evaluated result shows that their design achieves over 350MFLOPS for all test matrices
when the memory bandwidth is 8GB/s. However, the performance of their design is greatly affected by
73
Reduction 
Circuit
Control 
Unit
Yii
Multiplier Array
Adder Tree
Reduction Circuit
Outputs
Figure 4.2 Ling-Viktor Architecture(k=4)
the overhead. The smaller the overhead, the higher the performance. The implementation in [41] parti-
tions the set of n dots products across multiple Processing Elements(PEs). A matrix mapping algorithm
is critical to minimize computation latency while minimizing the inter-PE communication. Also,since
the BlockRAM memory(BRAM) is used only to store the matrix, the matrix size is constrained by the
BRAM. All of the previous works require the pre-preprocessing of the matrix or vector. This brings
high overhead in the case of large matrix. The preprocessing of the super matrix will take very long time
which amortizes the performance gains of FPGAs. In this chapter, we design an expendable and high
performance SMVM Engine architecture without preprocessing and zero padding. The computation
throughput is expandable according to the I/O bandwidth. It can handle arbitrary size of matrix.
4.3 Motivation
The SMVM architecture proposed in [172] is shown in Figure 4.2. The architecture is composed of
a multiplier array, a binary adder tree, reduction circuit and control unit. The k floating-point multipliers
are in the leaf nodes of the adder tree. Each of the k − 1 internal nodes in the tree contains a floating-
point adder. The root node of the tree is fed into a reduction circuit which in charge of accumulating
the intermediate addition values. The control unit controls the I/O operation and the operations of the
multipliers and adders.
During the computation, the input matrix data are stored in the external memory and the vector
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are stored in the local storage of all the multipliers. In each clock cycle, the multipliers multiply the
non-zero elements in the mth column of a matrix row and the mth element of the vector. The results
of the multipliers are transferred into the inputs of the adders and are summed up. If the number of
non-zeros of each row equals k, the output of the root node yields the final result for each yi, hence the
reduction circuit is not necessary. However, the number of non-zeros li in each row i of the matrix is
unpredictable. If the li is larger than k, row i will be partitioned into d li
k
e subrows. All subrows except
the last one contain exactly k non-zeros. The last subrow are padded with zero and expanded to have
k elements. The subrows of each row are read into the system consecutively, and the partial sums are
transferred to reduction circuit by the root adder. The reduction circuit accumulates the sums of the
sub-rows and produces yi. If li is smaller than k, zero-padding are also inserted by the control unit. The
ling-viktor architecture is affected adversely by the zero padding. They measure the performance by
the metric ”overhead”.
Definition 4 (Zero Padding Overhead). For a matrixA with nz non-zeros, the zero-padding overhead
ov is
np
nz
, where np is the total number of zeros needed for padding. Obviously,
ov =
∑n
i=1(d
li
k
e × k − li)
nz
=
(
∑n
i=1d
li
k
e × k)− nz
nz
=
∑n
i=1d
li
k
e × k
nz
− 1
It is clearly that ov is dependent on the number of multipliers k and the sparsity pattern of the
matrix. Given a matrix, nz is fixed. In the extreme case, if li is equal to 1 for all row i, nz = n,
ov =
∑n
i=1d
li
k
e × k
nz
− 1 =
∑n
i=1 k
n
− 1 = n× k
n
− 1 = k − 1
We analyzed the zero-padding overhead of the benchmarks used in [172] based on different value
of k. The result is shown in Figure 4.3. From the figure, we can see that the zero-padding overhead is
almost 2.5 for some benchmarks.
4.4 Our Approach
From the previous analysis, we can improve the performance by reducing or diminishing the number
of padded zeros. Although not an optimization technique per se, to save storage space and improve
performance, it is extremely common to store and process only the nonzero values in a sparse matrix.
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Figure 4.3 Overhead
Our architecture assumes that the sparse matrix is stored in row-major order and aims at improving
the performance of arbitrary sparsity patterns. One straightforward implementation is composed of a
multiplier array (k multipliers) and a binary adder tree. In each clock cycle, the multipliers in the array
multiply the non-zero elements in the same row in the sparse matrix with the elements in the vector. If
the number of non-zeros of each row li is equal to k, this architecture is quite efficient. However, if li is
smaller than k, there will be zero paddings; if li is larger than k, there will be pipeline stalls. The goal
of our design is to remove these hurdles without overly complicating the architecture.
4.4.1 Input Patterns
Before going into the details of our architecture, we first introduce some important concepts. Sup-
pose there are four (k=4) multipliers in the architecture of [172]. The elements of the matrix are trans-
ferred to the system in one clock cycle, disregarding whether they are from the same row or consecutive
rows. For example, we send b, a, e, d from the matrix in Figure 4.1 to the system in the same clock cycle
even though b, a, e and d are in different rows. The non-zeros of a sparse matrix in row-major order can
be considered as a stream of numbers which can be divided into a bulk of segments. Each segment has
k numbers. The Input Pattern Vector (IPV) for each segment is defined as the following:
Definition 5 (Input Pattern Vector). The ith bit of a k-bit IPV is 1 if the ith number in a segment is
the last non-zero of a row; otherwise, the ith bit of a k-bit IPV is 0. For example, IPV=1010 (k=4) if
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Figure 4.4 Input Pattern and Tree Structure (k=4)
the input elements are b, a, e, d as shown in Fig 4.1.
The generation of IPVs is straightforward according to the definition. Based on the sparse matrix
storage format, IPVs can be attached as meta-data if the value of k is known for the architecture to be
used. Alternately, IPVs can be generated during the computation which will introduce some computa-
tion overhead.
Different IPVs can correspond to different structural configurations of the adder tree. In Figure 4.4,
the four inputs from the matrix are from four different rows when IPV=1111/1110. Thus, the four out-
puts from the multipliers need not be sent to the adder tree. The first input may have to be accumulated
with the outputs of the previous clock cycle. The last input must be accumulated with the outputs of
the next clock cycle when IPV=1110. We will discuss accumulation in detail later. In Figure 4.4, the
first three inputs must be added together and sent to the adder tree in case IPV=0011/0010 because they
are from the same row. To assure the uniqueness of the adder-tree structure, we require the addition
operation to be left associative. For example, the first two inputs are summed up and then added with
the third input when IPV=0011/0010. This requirement does not add any negative effect to the com-
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Figure 4.5 Proposed SMVM Architecture (k=4)
putation accuracy due to the associativity of addition operation. The relationship between the IPV and
adder tree structure is proved in Theorem 4.4.1.
Theorem 4.4.1. The number of adder trees with distinct structures is 2k−1 if the length of IPV is k.
Proof The tree structure is uniquely determined by the row distribution among the k products. Suppose
the k products are from i rows where i ≤ k. The number of distinct tree structures is Ck−ik−1. Therefore,
the total number of distinct tree structures is
∑k
i=1C
k−i
k−1 = C
0
k−1 + C
1
k−1 + · · · + Ck−1k−1 = 2k−1.
Another straightforward proof can be observed from Figure 4.4. The last bit of the IPV has no effect on
the structure of the tree. Thus, the first k − 1 bits which has 2k−1 values completely make up the tree
structure.
4.4.2 SMVM Architecture
Our architecture as shown in Figure 4.5 is composed of a multiplier array, an adder tree, an addder
accumulator (AAC), and a map table. All components in the architecture are pipelined and run in
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parallel. The data flows top-down in a pipelined fashion. In each clock cycle, k numbers from the matrix
are multiplied pairwise with k numbers from the vector. The number of multipliers (k) is a configurable
parameter which can be any natural number. The connections between the outputs of multipliers and
the inputs of adder tree are configured by the map table on the fly. Similarly, the connections among the
adder tree and register arrays, and between the adders/register arrays and accumulators, are determined
by the map table during the run time.
4.4.3 Multipliers and Adders
The double-precision floating-point multipliers and adders used in the SMVM architecture are
pipelined and have two inputs. In each clock cycle, k pairs of numbers from the sparse matrix and
vector are fed into the inputs of the k multipliers. After some clock cycles, the k products are ready
at the outputs of the multipliers. Based on the input pattern vector, some of the products are summed
up together since they come from the same row of the input matrix. Since each adder has only two
inputs, an adder tree is leveraged to sum more than two products. A product does not necessarily go
through the adder-tree if it is the only non-zero in a row during a specific clock cycle. For example,
the first and second products will not be put into the adder-tree if IPV=1101/1100 in Figure 4.4. In this
scenario, these products are sent into register arrays between the map tables in Figure 4.5 which have
the same delay as the adders to guarantee they arrive at the next level at the same clock cycle as those
sums of products. The register arrays are just 64-bit FIFO queues. One 64-bit number (corresponding
to a single double-precision floating-point value) is pipelined out of an array in each clock cycle. Due
to the associativity of addition, k−1 adders are needed to sum up k numbers. Therefore, k−1 floating-
point adders are enough to reduce no more than k products in our architecture. The adder tree has in
total dlog2ke levels. The number of adders in each level is determined when all the inputs are from the
same row in a particular clock cycle which is generated by the algorithm shown in Algorithm 9. In the
case the inputs are from different rows, register arrays must be used in some level. Suppose all the k
inputs are from the same row in a clock cycle. After some clock cycles, there are k outputs from the k
multipliers. These k outputs serve as the k inputs to the adders in the first level of register-adder tree
where they are sent to k/2 adders. If k is an odd integer, one of the outputs is sent to the register array.
After some clock cycles, the number of intermediate results sent to the register-adder tree in the next
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Algorithm 9 Generate the Adder Number in Each Level
Input: the number of multipliers, k
Output: the number of adders in each level, N̂ [ ]
K ← k;
for i = 1 to dlog2ke do
N̂ [i]← K/2;
K ← K/2 + K%2;
end for
level is k/2 + k%2. The same principle is applied to each level as shown in Algorithm 9.
4.4.4 IPV Reduction
As stated in Section 4.4.1, the structure of the adder tree is entirely determined by the IPV. On the
other hand, the register-adder tree structure is dynamically generated at run-time to fully utilize the
reconfigurable ability of the FPGA. Therefore, the IPV is an ideal source to code and index the map
table and is critical to bring forth valid outputs. The process of IPV reduction and mapping to register-
adder tree is illustrated in Figure 4.6. The IPV is checked bit by bit from left to right. If the current bit
is 0, it is paired off with the next bit. Each bit is only in one pair. The pattern of a pair is either (0,0)
or (0,1) which is reduced to 0 or 1 and sent to the next level. Those bits which are not in any pairs are
sent to the next level directly. This reduction procedure is repeated in each level and executed dlog2ke
times. The length of the IPV decreases or remains unchanged during the reduction process. Initially,
each bit in the IPV is corresponding to a multiplier in SMVM architecture. If a bit in the IPV is reduced
with another adjacent bit, the product of the corresponding multiplier is summed up with its adjacent
product; otherwise, the product is sent to the register array. The number of valid outputs in the register
adder tree is equal to the length of the reduced IPV in the same level. The structure of the register-adder
tree is a bijection of the IPV. The isomorphism between them is the proof of correctness of the map
table generator discussed later. The Reduced IPV (RIPV) has the same number of 1s as the original IPV
with all set bits “pushed” to the left.
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Figure 4.6 IPV Reduction and Tree Structure (k=10, IPV =1001000110)
4.4.5 Adder Accumulator
When a row has more than k non-zeros, say niz , the products have to be moved into the SMVM
engine in dnizk e clock cycles. The value of niz is unpredictable in a large sparse matrix. Since floating-
point adders are usually deeply pipelined to achieve high clock frequency and the subsums of each
row are generated in different clock cycles, designing a floating-point adder accumulator is not triv-
ial. Several AAC (also referred to as reduction circuit) architectures have been proposed in the recent
years [170, 173, 38, 75]. The AAC in [140] can reduce an arbitrary number of groups with arbitrary
size and does not require any preprocessing of the inputs. Consequently, it is suitable to handle the
accumulation operation for SMVM with an irregular input matrix. The AAC accepts a data input of a
group in each clock cycle. Once all the elements in a group go into the AAC, the sum of the group will
be ready as an output after some number clock cycles. Figure 4.7 is a timing diagram of computation
model of AAC in [140]. The products for row A, B, C and D are sent to AAC sequentially. The number
of pipeline stages of the AAC is two. The sum of a row is ready two clock cycles after the last product
is sent to the AAC. In the extreme case, the AAC acts as a FIFO queue if each row only includes one
product.
Taking AAC as a building block renders neatness and compactness to the SMVM architecture. For
some patterns in Figure 4.4, the sum of products of a row in current clock cycle ti should be accumulated
with the sum of products of the same row in the (ti − 1)th and/or the (ti + 1)th clock cycle. In a clock
cycle, the products may come from several rows. Only the sum of products in the first and last row
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in the current clock cycle need be accumulated with products in adjacent clock cycles. The products
in other rows are already reduced into one sum by the register-adder tree in the last level. Therefore,
only two AACs should be used to accumulate the sum of products generated by the register-adder tree.
The left AAC accumulates the sum of products of the first row in the current clock cycle with the sum
products of the last row in the last clock cycle. In this case, the first row in the current clock cycle and
the last row in the last clock cycle are the same. The right AAC accumulates the sum of products of the
last row in the current clock cycle and the sum products of the first row in the next clock cycle. In this
case, the last row in the current clock cycle and the first row in the next clock cycle are the same.
For example, if we have IPV=1000 in clock cycle ti−1 and IPV=1010 in clock cycle ti, the sum of
the last three products in clock cycle ti−1 should be accumulated with the first product in clock cycle ti.
The second and third products in clock cycle ti come from the same row and are reduced into one sum
by the register-adder tree which should not be accumulated with any other products. The last product
in clock cycle ti should be accumulated with the first sum of products in clock cycle ti+1. If there is
only one row in a clock cycle, the singular sum of products reduced by the register-adder tree is sent
to the left AAC. There are at most k reduced sums in each clock cycle if the k products come from k
different rows. Hence, another k − 2 register arrays are placed in the same level with the two AACs.
The inputs to these register arrays are the reduced sums of rows which are resolved in the register-adder
tree. If the products in the previous clock cycle are from at least two rows and the last row has products
in both previous and current clock cycle, the positions of the two AACs must be switched in the current
clock cycle(illustrated as the horizontal arrow for AAC inputs in Figure 4.5). This assures the sum of
products of a row are sent to the same AAC for accumulation.
4.4.6 Map Table
The map table is a two-dimensional array and provides connections between the inputs and outputs
of adjacent levels during run-time. For an architecture with k multipliers, k numbers from the matrix
are multiplied with k numbers from the vector in each clock cycle. At the same time, a k-bit IPV is
transferred to the register array pipeline. The map table entries used in each level and clock cycle are
solely determined by the integer value of the IPV. That is, the integer values of the IPVs are used to
index the map table. The register arrays for IPVs shown in the rightmost column of Figure 4.5 are k-bit
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Figure 4.7 Timing Diagram of AAC Computation Model
FIFO queues.
In order to compact the table, the inputs/outputs of each level are assigned an index. The inputs and
outputs of the adders are numbered sequentially ahead of the register arrays. For each level, the index
starts from 1 instead of 0 since 0 is reserved for those inputs which are unconnected. In general, the
number of inputs in level i are 2 × ai + k where ai is the number of adders in level i. There are in
total k − 1 adders and dlog2ke levels, while each level has k register arrays. The last level which is a
register-AAC group always has k inputs. By adding up the number of inputs in each level, there are in
total 2× (k − 1) + k × dlog2ke+ k inputs which is also the number of columns in the map table. The
number of rows in the table is 2k−1 where each row corresponds to a distinct IPV.
Table 4.1 shows the map table in the case for k=4. The first level is the mapping between the
multipliers and the register-adder tree. The second level is the mapping inside the register-adder tree.
The third level represents the mapping between the register-adder tree and the register-AAC group.
Each input in a specific level l whose column index is i and row index is îpv in the table has a value
T̂ [îpv][i]. This indicates that that input in level l should receive data from the T̂ [îpv][i]th output of the
level l − 1 when the current IPV is equal to îpv.
In other words, an entry in the table is the index of an output in previous level. The maximum
value of an entry is k + bk2c which is the number of outputs of the first level in the register-adder tree.
Therefore, dlog2(k + bk2c)e bits are employed to store each entry. The number of bits to store a map
table is 2k−1× (2× (k− 1) + k×dlog2ke+ k)×dlog2(k + bk2c)e. The number of inputs in each level
is always no less than the number of outputs in the previous level. If T̂ [îpv][i] is equal to 0, the input is
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Table 4.1 Map Table (k=4)
Level 1 Level 2 Level 3
IPV Index 1 2 3 4 5 6 7 8 1 2 3 4 5 6 1 2 3 4
000X 0 1 2 3 4 0 0 0 0 1 2 0 0 0 0 1 0 0 0
001X 1 1 2 0 0 3 4 0 0 1 3 4 0 0 0 1 0 0 2
010X 2 1 2 3 4 0 0 0 0 0 0 1 2 0 0 2 0 0 3
011X 3 1 2 0 0 3 4 0 0 0 0 1 3 4 0 2 3 0 4
100X 4 2 3 0 0 1 4 0 0 1 4 3 0 0 0 2 0 0 1
101X 5 2 3 0 0 1 4 0 0 0 0 3 1 4 0 2 3 0 4
110X 6 3 4 0 0 1 2 0 0 0 0 3 4 1 0 2 3 0 4
111X 7 0 0 0 0 1 2 3 4 0 0 3 4 5 6 2 3 4 5
not connected to any interface in current clock cycle and the input value of it is 0. Notice that the last
output to the last level is always sent to the right AAC. The rationale behind this is that if the outputs
in the last level are from different rows, the output from the last row may need to accumulated with the
sum of the products in the same row of the next clock cycle. If there is only one row, the sum of the
products reduced by the register-adder tree is sent to the left AAC as stated in Section 4.4.5.
The map table generation is closely related to the IPV reduction as discussed in Section 4.4.4. The
map table generator checks the IPVs bit by bit from left to right. Based on the action of reduction, it
puts the outputs of the previous level into the inputs of adders or register arrays. The software algorithm
of the map table generator is shown in Algorithm 10 which iterates on different values of the IPV. For
each given IPV, the algorithm produces the entries of the map table level by level. For each level, B̂1
is the IPV which is reduced in the current level; B̂2 is the IPV generated by reducing B̂1 in the current
level. Ŝ1 is the output index vector of the previous level while Ŝ2 is the output index vector of the
current level. If the index of the ith output in the previous level is j, then Ŝ1[i] = j.
The indices are the numbers assigned to the adder outputs and register arrays outputs in Figure 4.5.
Recall that the adders and register arrays are numbered sequentially. However, the register arrays are
possibly used ahead of the adders during the reduction of IPVs. Hence, we need Ŝ to record the output
index sequence. Obviously, the value of Ŝ of the first level is the same as the serial number assigned to
the multipliers, i.e., Ŝ1 = {1, 2, · · · , k}. iouta and ioutr are the index counters of those numbers assigned
to the outputs of the adders and register arrays respectively. i
B̂
is the index counter for B̂ and Ŝ. In
Figure 4.5, a unique number is assigned to each input of the adders and register arrays in a level. iina
and iinr are the input index counters of those numbers for the adders and register arrays respectively. i
in
s
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is the index of the map table for each ipv. N̂ [i] is the number of adders in level i.
An IPV is reduced in a while loop as shown in Algorithm 10. As byproducts of the while loop, a
reduced IPV B̂2 and output index vector of the current level Ŝ2 are generated. There are three scenarios
while reducing IPVs. In the first scenario, the current index is the last input of the last level. The last
output in previous level is sent to T̂ [ipv][2 × (k − 1) + k × dlog2ke + k], i.e., the input of the right
AAC. Otherwise, if the current bit in B̂1 can not be reduced or is the last bit, the current indexed output
of previous level is sent to the current indexed register, i.e., T̂ [ipv][iinr ] ← Ŝ1[iB̂1]. If the current bit
should be reduced with the next bit in B̂, as shown in the last scenario, the corresponding two outputs in
the previous level should be sent to the two inputs of an adder in the current level. Meanwhile, the two
bits B̂1[i
B̂1
] and B̂1[i
B̂1
+ 1] in the current IPV are reduced into B̂2[i
B̂2
] in the next IPV. The value of
the newly reduced bit B̂2[i
B̂2
] is equal to B̂1[i
B̂1
+ 1] since B̂1[i
B̂1
] is equal to 0.
The output of the algorithm for k=4 is similar to Table 4.1. The output table is manually hard-
coded into the hardware description language as a two-dimensional array which is synthesized and put
into distributed memory of FPGA chips. For an architecture with k multipliers, the map table is solely
determined by the value of k and is independent of the characteristics of matrices or vectors. Note that
the software algorithm is not implemented as part of the architecture and has no impact on the run-time
performance - map table generation is a one-time task that is generated offline for a given value of k.
As illustrated in Table 4.1, the map table entries used in each clock cycle are solely determined by the
value of the IPV. The register array for IPV shown in the rightmost column of Figure 4.5 is utilized to
index the map table in each clock cycle. For an architecture with k multipliers, k numbers from the
matrix are multiplied with k numbers from the vector in each clock cycle. At the same time, a k-bit IPV
is transferred to the register array pipeline.
4.4.7 Outputs
The AACs and k−2 register arrays in Figure 4.5 send the sums of products to the k output registers
in each clock cycle. However, there will not be k valid outputs from k different rows unless the first
k − 1 bits of the corresponding IPV are 1s. Otherwise, some outputs are just partial sums of products
from different rows. In this sense, we need a k-bit Valid Output Vector (VOV) to indicate the valid
outputs in each clock cycle. If the ith bit of the VOV is 1, the ith output register has a valid output;
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Algorithm 10 Map Table Generation Algorithm
Input: the number of multipliers, k
Output: the map table, T̂ [ ][ ]
for ipv = 0 to 2k−1 − 1 do
Convert ipv to a binary vector îpv;
B̂1← îpv; B̂2← ∅; Ŝ1← {1 · · · k}; Ŝ2← ∅;
for level = 1 to dlog2ke do
i
B̂1
, i
B̂2
← 0; iouta ← 1; ioutr ← N̂ [level] + 1;
iina ← iins ; iinr ← iins + 2N̂ [level];
while i
B̂1
< l
B̂1
do
if level = dlog2ke and iB̂1 = lB̂1 − 1 then
T̂ [ipv][3k − 2 + kdlog2ke]← Ŝ1[iB̂1];
Ŝ2[i
B̂2
]← k; B̂2[i
B̂2
]← B̂1[i
B̂1
];
ioutr , i
in
r , iB̂1, iB̂2 ← increase 1;
else if B̂1[i
B̂1
] = 1 or i
B̂1
= l
B̂1
− 1 then
T̂ [ipv][iinr ]← Ŝ1[iB̂1];
Ŝ2[i
B̂2
]← ioutr ; B̂2[iB̂2]← B̂1[iB̂1];
ioutr , i
in
r , iB̂1, iB̂2 ← increase 1;
else
T̂ [ipv][iina ]← Ŝ1[iB̂1];
T̂ [ipv][iina + 1]← Ŝ1[iB̂1 + 1];
Ŝ2[i
B̂2
]← iouta ; B̂2[iB̂2]← B̂1[iB̂1 + 1];
iina , iB̂1 ← increase 2; iouta , iB̂2 ← increase 1;
end if
end while
iins ← iins + 2N [level] + k;
B̂1← B̂2; l
B̂1
← i
B̂2
; Ŝ1← Ŝ2;
end for
end for
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Table 4.2 Component Characteristics
AAC Adder Multiplier
DSP48Es − 3(1.56%) 10(5%)
LUTs 5861(2%) − −
Clock Speed (MHz) 240 300 260
Pipeline Stages 48 14 15
otherwise, its output is a partial sum of a row.
The number of 1s remains unchanged during the IPV reduction. From the definition of the IPV, the
ith bit of a IPV is 1 if the ith number is the last non-zero in a row. That implies that all the non-zeros of
the ith row have been transferred into the system. After the reduction of the register-adder tree with or
without the accumulation of AACs, the sum of products of that row is ready at a output register. In other
words, the number of valid outputs in a clock cycle is equal to the number of 1s in the corresponding
IPV. Consequently, the IPV has a close relationship with the VOV. Nevertheless, the positions of the
valid outputs in the output registers may not be the same as those indicated in IPV, due to the reduction
in the register-adder tree and accumulators. Based on Algorithm 10, the products are sent to the left
operation units in the architecture as often as possible except that the final product is sent to the right
AAC. Therefore, one can expect that all the valid outputs are packed into the left side of the output
register arrays except the last one. If we shift the output of the right AAC to the left position adjacent
to a valid output, the Reduced IPV (RIPV) in the last level can be used as the VOV. In our architecture,
we generate the VOV by extending the RIPV to k bits filled with 0s if the number of 1s is less than k.
And the output of right AAC is sent to the (i + 1)th output register if the number of 1s in the current
IPV is i. In this way, there are k outputs from the output registers and a k-bit VOV in each clock cycle.
If the ith bit of the VOV is 1, the output of the ith output register is a valid sum for a row. The reduce
module in Figure 4.5 generates the VOV. Notice that the IPV reduction for VOV here is different from
the IPV reduction in the map table generation. The former is performed during run-time for each IPV
input while the latter is processed off-line in Alg 10.
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Table 4.3 Implementation Characteristics
k=5 k=7 k=10 k=12
AACs 2 2 2 2
Adders 4 6 9 11
Multipliers 5 7 10 12
Total DSP48Es 62(32%) 88(46%) 127(66%) 153(80%)
Map Table Dimension 16× 28 64× 40 512× 68 2048× 82
Map Table Resource Usage (LUTs) 2880(1%) 6800(3%) 9200(4.5%) 12980(6%)
Total LUTs 21184(10%) 27575(13%) 35081(16%) 40358(19%)
Clock Speed (MHz) 200 200 200 166
Bandwidth Requirement (Gb/s) 129 180 258 310
Total Pipeline Stages 106 106 120 120
4.5 Hardware Characteristic
4.5.1 Area
Our proposed SMVM architecture was implemented in VHDL and simulated and functionally ver-
ified in Mentor Graphics Modelsim. For our initial hardware resource usage experiments, we targeted
a Xilinx Virtex-5 XC5VLX330 FPGA, which has 192 DSP48E slices (multiply-accumulate operators)
and 207360 slice LUTs among which 3420Kbits distributed memory can be utilized. The Block Ram
(BRAM) blocks of the device serve as 10368 Kbits block memory. We used the Xilinx Core Generator
utility to customize floating-point multipliers and adders. These were configured to use the DSP48Es,
which greatly increases the resulting chip’s area and power efficiency. Although our work is indepen-
dent of the data representation, we used IEEE 754 double-precision numbers in our implementation.
The number of pipeline stages of the multipliers and adders are 15 and 14 respectively as shown in
Table. 4.2. The number of pipeline stages of the register arrays in the register-adder tree is accordingly
14. The implementation of the AAC is from [140] which has 48 pipeline stages.
The implementation characteristics for some different values of k is shown in Table 4.3. The number
of AACs remains unchanged. The numbers of multipliers and adders are k and k−1 respectively. Each
multiplier is mapped to 10 DSP48E blocks. Each adder uses 3 DSP48E blocks. According to the
discussion in Section 4.4.6, each map table has 2k−1 rows and 2× (k− 1) + k×dlog2ke+ k columns.
In the case of k=10, the size of the map table is 2k−1×(2×(k−1)+k×dlog2ke+k)×dlog2(k + bk2c)e ≈
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136K bits which is held in distributed memory. If the distributed memory is not large enough to hold the
map table as k is increased, the map table could be placed into the BRAM blocks. In the case of k=10,
the resource utilization of the map table and two AACs is no more than 9%. The other 16%-9%=7%
LUTs are mainly used by the register arrays and control logic. The clock speed of the whole design
is lower than that of any components. This is due to the increasing routing delay with larger resource
utilization. The critical path lies in the AACs whose speed can be improved by using higher band
architecture [140]. With the increased value of k, the clock speed is lower because of the extra routing
delay in the critical path. The total pipeline stages of the architecture is 15 + 14 × 4 + 48 + 1 = 120
clock cycles when k is 10. Hence, the sum of products of a row will not be ready until 120 clock cycles
after the last non-zero element of it has entered the system. Different values of k with the same number
of levels have the same of number pipeline stages in the architecture.
4.5.2 Performance
FLoating point Operations Per Second (FLOPS) is a common measure of computing performance
in high-performance computing environments. To compute Y = AX where Ai,j ∈ A,Xj ∈ X,Yj ∈
Y, i, j ∈ [1, n], the operation Yi = Yi +Ai,j ×Xj is performed for each non-zero Ai,j . In other words,
each non-zero element of A requires two floating-point operations [172]. Thus, the total number of
floating-point operations is 2nz for Y = AX . The FLOPS are computed by the following equations:
FLOPS =
nFP operations
ttotal
=
2nz
nclock cycles × tclock (4.1)
In our design, k non-zeros from the sparse matrix are fed into the architecture in each clock cycle and the
last 120 clock cycles without inputs are used to wait for the final results coming out of the pipelines. The
total number of clock cycles is nzk + 120. Usually,
nz
k is much larger than 120 thus nclock cycles ≈ nzk .
The performance of our design in terms of FLOPS is consequently:
FLOPS1 ≈ 2nznz
k × tclock
=
2k
tclock
= 2k × fclock (4.2)
In the case of k=10 and clock frequency is 200MHz, the performance of our design is 4 GFLOPS. With
higher value of k and enough FPGA hardware resources, higher FLOPS can be achieved. Table 4.4 lists
the performance of our implementation with previous software implementations. The information for
the other processors in the table is from [41, 153].
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Table 4.4 Performance of SMVM on Various Platforms
Release Peak SMVM
Processor Year MHz MFLOPS MFLOPS
Pentium 4 2000 1500 3000 425
Power 4 2001 1300 5200 805
Sun Ultra 3 2002 900 1800 108
Itanium 2001 800 3200 345
Itanium 2 2002 900 3600 1200
Virtex2 6000-4 2001 140 2240 1500
Virtex5 LX330 2006 200 2kfclock 4000
We now compare the performance of our architecture with the architecture shown in Figure 4.2 in
terms of FLOPS. Suppose both architectures have the same number of multipliers, I/O bandwidth and
run at the same clock frequency. We also assume the I/O bandwidth is high enough to fully utilize the
computation power of both architectures. Going back to Equation 4.1, the number of valid floating-
point operations 2nz and the clock period tclock remain unchanged. The total number of clock cycles
nclock cycles is around
nz+np
k where np = ov × nz is the total number of zero paddings introduced in
definition 4. The performance of the design in Figure 4.2 in terms of FLOPS is:
FLOPS2 ≈ 2nznz+np
k × tclock
=
2k × fclock
1 + ov
(4.3)
α =
FLOPS1
FLOPS2
= 1 + ov (4.4)
The speedup of our design over the design in Figure 4.2 is determined by the overhead ov. As shown
in Section 4.3, 0 ≤ ov ≤ k − 1 , thus 1 ≤ α ≤ k. Figure 4.8 shows the speedup based on the data
from Figure 4.3 in the case of k=10. Independent of the IO bandwidth and data source, the comparison
of different hardware SMVM architectures is shown in Table 4.5, where f is the clock frequency, α
is the zero-padding overhead [172], and u ∈ [0, 1] is a utilization factor [51]. Note that the IPVs are
generated only once for each sparse matrix given a specific k. In the scenario of computing Y = AmX ,
for m  1, the IPVs are generated once for matrix A. For each iteration, the IPVs are sent with the
data to the FPGA. This is a one-time overhead, as compared to the other architectures in Table 4.5 for
which the overhead recurs across all iterations.
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Figure 4.8 Speedup of Our Architecture Over the Architecture in [172]
Table 4.5 Comparison of SMVM Hardware Architectures
Multiplier Adder AAC FLOPS Required Overhead
[172] k k − 1 1 2kf/(1 + α) Zero padding
[41] k k 0 2kf × 66% Static data scheduling, zero padding
[137] k k 1 < 2kf Pipeline stalling, zero padding
[51] k k 0 2kf × u Strip elements reordering
[168] k k k < 2kf Data preprocessing, zero padding
This Work k k − 1 2 2kf IPV generation
4.6 Evaluation in Reconfigurable System
The performance of the computing platform as a whole system determines the speed of SMVM.
SMVM is a typical data-intensive application where the processing requirement scales linearly with data
size. IO bandwidth is a usually major performance constraint for data-intensive computing. However,
the IO bandwidth and pin count requirement of the FPGA chip is practically determined by design
strategy and where the original data is stored. For example, the computation power of our SMVM
engine can be fully utilized and the required IO bandwidth is negligible if the data is stored in on-chip
memory. The required number of pins can be greatly reduced if the SMVM module is wrapped in other
modules.
Consequently, a memory-management methodology that would improve the effectiveness of our
approach is to partition large sparse matrices into blocks of smaller size which can fit into the architec-
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Figure 4.9 XtremeData XD2000i Architecture with SMVM Engine
ture. Similarly, the loading time cannot be ignored if the original data is stored in external storage (e.g.
hard disk, network storage). Our SMVM architecture can be considered as an engine with k processing
elements (PEs). Each PE processes one element from the input matrix in one clock cycle. If the whole
matrix is partitioned into nzk blocks, all elements in one block can be processed in one clock cycle,
with the blocks loaded into the engine and processed sequentially. This is also referred to as the locally
parallel globally sequential(LPGS) method in [91]. If the whole SMVM engine is considered as one
PE and multiple FPGA chips are used, then locally sequential globallly parallel (LSGP) methods [91]
can be used. In the LSGP approach, a large matrix can be divided into multiple blocks where each
block contains a continuous sequence of rows. Our planned future work in porting this architecture to
the Convey HC-1 platform [2] will adopt the LSGP method. A discussion of these and other partition
schemes can be found in [172, 41].
4.6.1 Experimental Setup
The XD2000i from XtremeData [8] is an example of a cutting-edge system that provides a complete
platform to deploy high-performance computing solutions with FPGAs. It greatly reduces the devel-
opment effort of integrating the software and hardware components. The XD2000i consists of a Dual
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Xeon motherboard with one Intel Xeon processor and two Altera Stratix III EP3SE260 FPGAs in the
other socket as shown in Figure 4.9. The Xeon CPU has 4GB system memory and four cores running
at 1.6GHz which communicate with the FPGAs through the Intel Memory Controller Hub (MCH). The
MCH is connected to the bridge FPGA via the 1067M Front Side Bus (FSB) interface. The FSB with
8.5GBytes/s peak communication bandwidth is the highest performing, lowest latency bus in this gen-
eration of Intel platform [98]. The communication behavior between the MCH and FPGAs is nailed
down to the cycle accuracy level.
The clock speed of the FPGAs is hardwired to 100MHz by the platform. We used the Altera
MegaWizard Plug-In Manager to customize the IEEE 754 double-precision floating-point multipliers
and adders in our implementation. The multipliers were configured to use dedicated multiplier cir-
cuitry (DSPs). Our SMVM engine is integrated into one of the application FPGAs with other hardware
IP components provided by XtremeData. Specifically, the SMVM engine module is wrapped in an
afu loopback module which is again wrapped in an app core module provided by the XtremeData
XD2000i platform. These modules serve as the intermediator between the SMVM engine and the
bridge FPGA. The design was simulated, synthesized, placed and routed using Altera Quartus II 8.1.
During the run-time, the CPU reads the entries in the input sparse matrices and vectors from disk
and prepares a data buffer in system memory. The size of the buffer for transmission is no larger than
4MB, which is an XD2000i constraint. Once the data buffer is full, it is sent to the FPGA chip directly
using a send-request command. Only one Send operation may be active at a time. The Receive com-
mand corresponding to the previous Send command must complete before the next Send command is
submitted. However, the Send request may return immediately so that CPU can perform other opera-
tions before sending the Receive request. The computation in hardware is overlapped with the fetching
data operation in software. A data buffer of known size is received back from the FPGA hardware and is
stored in system memory [8]. We calculate the size of the receiving data buffer by counting the number
of rows which have at least one nonzero in the sending data buffer. Based on our experimental results,
the bandwidth available for sending data from CPU to FPGA and back to CPU during run-time is 1.035
GBytes/s in each direction, which is solely a function of the XtremeData architecture and drivers. All
inputs are set to zeros to fill the idle clock cycles during which no data has arrived.
The performance of our system implemented on the XtremeData XD2000i platform is compared
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with SparseLib++ [122], which is a widely-used general-purpose software implementation and an object
oriented C++ library for sparse matrix computations. It is designed for portability and high performance
across a wide class of machine architectures [45]. The SparseLib++ is built upon the Sparse BLAS
which provides high-performance sparse matrix-vector kernels that can be application or platform-
specific [47].
4.6.2 Parameter Design
The design is characterized by several parameters which include the depth of the pipelines in the
multipliers, adders and AACs, and the number of bands in the AAC. In this implementation, the depth
of the pipelines in the multipliers, adders and AACs is 11, 14, and 48, respectively. Increasing these
parameters would achieve a higher clock frequency at the expense of greater resource usage and initial
latency. The number of multipliers, adders and register arrays, the width of IPV and the size of the
map-table increase with k. Depending on the design strategy and data source, the value of k is usually
determined by several factors including IO bandwidth, clock speed, pin count of the chip, and FPGA
logic resources. However, the pin count of the FPGA chip has no impact on k since the SMVM engine
must be wrapped in other hardware modules in the XD2000i platform. The on-chip memory such as
BRAMs or distributed memory usually runs at the same clock frequency as the logic and the bit-widths
are large enough. If the data is originally stored in the on-chip memory, the number of multipliers k is
only limited by the logic resource in FPGAs, allowing the SMVM performance to grow linearly with
the value of k. When the data source is off-chip, the IO bandwidth constrains the value of k in this
platform. In our SMVM architecture, the number of input bits in each clock cycle is 2k × 64 + k
if double-precision floating-point data is used. The calculation of k based on peak IO bandwidth is
consequently:
k ≈ IO bandwidth
129× fclock = d
8.5GBytes/s
129bits× 100MHz e = 6 (4.5)
Based on the values of clock frequency and IO bandwidth shown in Section 4.6.1, k = 6 is enough
to fully utilize the peak bandwidth of the FSB. Hence, using more multipliers will not provide higher
performance given that communication bandwidth would become the bottleneck. Only one application
FPGA is used since the two FPGA chips share the same communication channel. In Table 4.6, the
computation time for FPGA ranges from k=3 to k=12 (the design complexity exceeded the capabilities
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Table 4.6 SMVM Characteristics on Matrices
Name Size Nonzeros tread ttrans tipv
str 600 363×363 3279 6459 61 36
cdde2 961×961 4681 10741 87 44
bp 1600 822×822 4841 9387 90 63
jpwh 991 991×991 6027 9660 112 78
mcfe 765×765 24382 41630 452 171
ex25 848×848 24612 54897 457 173
tomography 500×500 28726 60897 533 200
of the Quartus FPGA synthesis tool for k > 12). The SMVM architecture uses 62% of the total logic
in the Stratix III EP3SE260 FPGA when k=12. The components in the whole XD2000i system which
incorporates the SMVM architecture into the FPGA consume 14% of the total available FPGA LUT
resources.
4.6.3 Experimental Results
In order to have a fair comparison, the SparseLib++ software also runs on the XtremeData 2000i
platform using one CPU of the Intel Xeon subsystem. Table 4.6 characterizes the sparse matrices
from the University of Florida Sparse Matrix Collection [37]. The matrices are stored as MatrixMarket
Coordinate format. These matrices have different sparsity patterns. The nonzeros in ex25, mcfe,
jpwh 991, cdde2 are confined to a diagonal band. The sparsity patterns of tomography, bp 1600
and str 600 are not obvious. The values in the vectors are generated randomly and saved in a file on
disk. The FPGA computation time for different benchmarks is shown in Figure 4.10. The computation
speedup of FPGA over CPU (the running time ratio of CPU to FPGA) is depicted in Figure 4.11. Note
that our design can run at higher clock frequencies in the Stratix III EP3SE260 FPGA, which would
require linearly less time for computation.
The floating-point data is stored in scientific notation format. The tread in Table 4.6 is the time for
reading the matrix and vector from the disk into the system memory. The size of the file is determined
by the number of digits in the mantissa which explains tread for cdde2 is larger than that of bp 1600
even though cdde2 has less non-zeros. The ttrans is the time for transferring the data from the system
memory to the FPGA chips. The IPV generation time by software is tipv. The time is measured in
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microseconds. For a sparse matrix, SparseLib++ reads the matrix and vector from disk to the system
memory before sending them to the CPU for computation. Therefore, the preprocessing time is tread.
To use the SMVM engine in FPGAs, the data in the system memory buffer along with the generated
IPVs is sent to the FPGA chips. The preprocessing time is tread+ttrans+tipv.
To cope with the deficiency in input communication bandwidth, a finite state machine (FSM) in the
afu loopback module implemented in VHDL is used to feed data into the SMVM engine. In each clock
cycle, the FSM collects valid input data from the write data bus and stores it into the input buffer of
SMVM engine. If the buffer is full (with k pairs of data and an IPV), the data in it is sent to the SMVM
engine. Otherwise, the inputs of SMVM engine are all zeros and the FSM stays in the data collecting
state. From Figure 4.6, the computation time is much smaller than the preprocessing time in computing
Y = AmX for m = 1. Figure 4.12 compares the total running time of CPU and FPGA increasing with
m (the number of SMVM iterations) when to compute Y = AmX . If m is small, the CPU system is
even faster than the FPGA system because of the proprocessing overhead. Nevertheless, the running
time is dominated by the computation time when SMVM is heavily used in practical computation.
It should be noted that assuming the input matrix is stored continuously on-chip, the scale of the
problem (the number of non-zeros) is constrained by the available on-chip memory. For example, in
Altera Stratix III EP3SE260, two M144K memory blocks with 4k × 64 (depth×width) are used to
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store the matrix and vector. When k=6, 40 M144K blocks are combined to serve as IO storage. Since
there are in total 48 M144K blocks, the number of non-zeros in the matrix should be no more than 4k.
Partitioning large matrices for iterative computation in FPGAs is a planned aspect of our future work.
In summary, the SMVM architecture as implemented on XD2000i platform has an advantage over the
traditional approach in system level when the source data is stored in the on-chip memory of FPGAs or
the SMVM is iteratively used (such as the power method for computing Y = AmX , for m 1).
4.7 Contribution
An expendable and high performance sparse matrix-vector multiplication architecture is proposed in
this chapter. It can deal with sparse matrices with arbitrary size and sparsity pattern without impairing
the performance. It also eliminates zero-paddings and pipeline stalls with the introduction of IPVs.
With enough communication bandwidth and hardware resources, the performance of the architecture
grows linearly with the number of multipliers, k, which is a configurable parameter in the architecture.
The paths in which the data flows through the architecture are dynamically determined by the map table
during runtime. The map table is generated by software off-line and hardcoded into the VHDL code.
We prototyped our architecture on both Xilinx (Virtex-5) and Altera (Stratix III) FPGAs. Based on
the post place and route reports, we compare it with previous hardware architecture. The results show
that our architecture outperforms existing state-of-the-art in FPGA-based SMVM. To compare it with
the software implementation, we also implemented the architecture on the XtremeData reconfigurable
platform. Our design is faster than an existing optimized software program.
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CHAPTER 5. ACCELERATING K-NEAREST NEIGHBOR ALGORITHM IN TEXT
CLASSIFICATION USING SMVM
We briefly introduced classification in section A.1. In this chapter, we will briefly examine an im-
portant type of classification–text classification(TC). Appendix C provides the detail information of
TC. Text classification is one hot research areas which spans several disciplines, text mining which
is a branch of data mining, machine learning, information retrieval, artificial intelligence and natural
language processing. Compared with traditional analysis performed on structural database, text mining
refers to a collection of methods to find patterns and extract knowledge from unstructured text data [56].
Text classification is also called text categorization, topic classification,or topic spotting [101], or doc-
ument classification. Its definition is: Given a set of documents classes C and example documents for
each class, construct a document classifier which, given a document d, find the class(es) to which d is
most similar.
5.1 General Definition of TC
In text classification, each document has a description di ∈ D where D is the document space and
includes the descriptions of all documents. A given set of classes C = {c1, c2, · · · , cn} are human
defined based on the requirement of the applications. Each document di in a training set is assigned a
label with a probability pij , that is, < di, cj , pij >∈ D × C × P, P = [0, 1]. The problem of TC is to
construct a classifier Γ̂ which map documents to classes:
Γ̂ : D → C × P
Note that, when n = 2 and pij = 1/0, Γ is a binary classifier(see Figure C.1(a)); when n > 2
and pi,j=c = 1, pi,j 6=c = 0 where c is a constant, Γ is a multiclass, single-label hard classification(see
Figure C.1(b)); when n > 2 and pi,j = 1/0, Γ is a multiclass, single-label hard classification(see
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Figure C.1(c)); when n > 2 and pi,j ∈ [0, 1], Γ is a multiclass, single-label soft classification(see
Figure C.1(d)).
5.2 Vector Space Model
Documents written in natural languages can not be fully understood by the classifier running in
a computer. They must be uniformly applied to all documents while conserving the semantics. In
recent years, the semantic technologies have an immense impact on search engines, thus on society
and economy. Vector Space Model(VSM) is one of those new semantic technologies [149]. The VSM
was developed for the SMART information retrieval system by Gerard Salton and his colleagues. The
idea of the VSM is to represent a document as a point in a space. Points that are close together are
semantically similar and points that are far apart are semantically distant. Most research engines use
VSMs to measure the similarity between a query and a document [101, 42]. In addition to the success
in information retrieval [9, 100], researchers in natural language processing applied VSM on multiple-
choice synonym questions from Test of English as a Foreign Language(TOEFL) and achieved a score
of 92.5% whereas the average human score was 64.5% [149]. VSM is also widely used in Artificial
Intelligence(AI) and cognitive science. There are three types of VSMs: term-document, word-context
and pair-pattern [149]. Our topics are focusing on the term-document VSMs. In this section, we will
introduce the process to build a VSM from a document written in natural language and the operations
of VSMs for text classification.
5.2.1 Linguistic Processing of VSM
5.2.1.1 Term Vocabulary
Usually the documents in a corpus have the same format. However, this is not the case for the
documents available on the internet. For example, a document can be the plain English text in ASCII
encoding, various single byte or multi-byte encoding schemes(such as UTF-8), Portable Document
Format(PDF), Microsoft Word, XML, even a compressed format(such as ZIP, RAR). Therefore, the
first step to build VSM is decoding the byte sequence to a character sequence of natural language.
The second step is tokenization shown in Figure 5.1. Given a character sequence, tokenization
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The Cyride Bus is coming.
The Cyride Bus is coming
token 1 token2 token 3 token4 token5
Figure 5.1 An example of Tokenization
chops it up into pieces, called tokens, at the same time throwing away certain characters, such as
punctuation [101]. A token is an instance of a sequence of characters in some particular document that
are group together as a useful semantic unit for processing. Extracting token is not trivial [101] and
should deal with natural language identification, hyphenation and apostrophe processing, compound
splitting, and word segmentation. More details can be found in [101].
5.2.1.2 Stop Words
Extremely common words is of little value in document representation, which should be excluded
from the vocabulary entirely. These stop words stored as a stop-list which is often hand-filtered based
on their semantic content relative to the domain of the document collection. Some frequently used stop
words are ”a, an, and, are, as, be, is, the, these,...”. An effective stop-list can significantly reduce the
size of the VSM.
5.2.1.3 Normalization and Stemming
Token normalization is the process of canonicalizing tokens so that matches occur despite superficial
differences in the character sequences of the tokens. Normalization includes removing characters like
hyphens(such as anti−discriminatory to antidiscriminatory), dealing with synonyms(such as car
and automobile), accents and diacritics, capitalization and case-folding [101]. Stemming transformed
different forms of a word into a term based on grammatical rules. For instance:
am, are, is→ be
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eye, eyes, eye′s, eyes′ → eye
The most common and empirically effective algorithm for stemming English is Porter’s algorithm [101]
which applies five steps of word reductions sequentially. Each step has its own rules. For example, the
rules for suffix in the first step are
Rule
SSES −→ SS
IES −→ I
SS −→ SS
S −→
Now we have three different concepts, token, type and term. A type is the class of all tokens
containing the same character sequence. A term is a type that is included in the VSMs. For example, if
a document has only one sentence:to be or not to be, that is a question, there are 10 tokens, 8 types. If
we omit the stop words that, is,a, we have 5 terms: to,be,or,not,question.
5.2.2 Document Representation
The choice of a presentation of documents depends on what one regards as the meaningful units
of text and the meaningful natural language rules for the domination of these units. In term-document
approach, each document di are denoted as a vector of term weights
−→
di
′ = [w1,i, w2,i, · · · , wn,j ] where
n is the total number of distinct terms in the corpus. Each distinct term has an index in the vector.
There are different ways to define terms and term weights. In the case of considering words as
terms, the document presentation is called bag of words where the order of the terms are arbitrary.
Some authors have used phrases instead of words as terms to catch the semantic of the document more
accurately. But the experiments showed that more sophisticated representations do not yield signifi-
cantly better effectiveness [130]. The likely reason for the discouraging results is that, although index-
ing natural languages based on semantic phrases have superior semantic qualities, they have inferior
statistical qualities, with respect to word-only approaches [130]. Therefore, in spite of the crudeness of
term-document representation, it works surprisingly well; vector seem to capture an important aspect
of semantics [149].
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Each term in a document has a weight. As a simplest way, binary weights can be used where 1
denoting presence and 0 absence of the term in the document. However, this approach deems all words
in the documents are equally important. Clearly this is not reasonable. For example, stop words do
not contribute in any way to the semantic of the documents. The most popular weighting scheme is
tf-idf. A term frequency tft,di denotes that the term t occurs tft,di times in document di. A document
vector is viewed as a quantitive digest of that document. Using raw term frequency suffers from a
critical problem: a term which occurs in all the documents in a collection has no or little power in
discriminating the document from another even though its occurrence in any document is high. For
example, a corpus on the university is likely have the term student in almost every document. We
would like the few documents which contains a term t get a higher weight for the term t with respect
to those documents. To this end, a new concept document frequency dft is defined to be the number of
documents in the corpus which contains the term t. The inverse document frequency(idf) of a term t is
defined as:
idft = log
N
dft
where N is the total number of documents in a collection. Thus the idf a rare term is high, whereas the
idf of a frequent term is low. The tf-idf weighting scheme assigns to term t a weight in document d is:
tfidft ,d = tft,d × idft = tft,d × log N
dft
That is, tf -idft,d is high when t occurs many times within a small number of documents; lower if the
term occurs fewer times in a document and occurs in many documents; lowest if the term occurs in
all documents evenly. For each document vector, those terms do not occur in a document, the weights
are zeros. Since the total number of terms in a corpus is usually much larger than the number of term
occurring in a document, the vector for a single document is sparse. Some other weighting scheme
other than tf-idf can be found in [101]. The tf -idf of the example in section C.1 is shown in Table C.2.
The vectors for the documents are shown in Table C.3. We can see that most of the elements in the
vectors are zeros.
103
5.2.3 Similarity of VSM Vectors
The documents in a corpus can be represented as a set of vectors in a vector space, where there is
one axis for each term. For a corpus with totally n distinct terms, these vectors can be deemed as the
points in an n-dimension space. The choice of the similarity measure is an important consideration.
Although various measures can be used to compute the distance between two point, the most desirable
distance measure is one for which a smaller distance between two objects implies a greater likelihood
of having the same class [160]. For example, if kNN is being applied to classify documents, it may be
better to use the cosine measure rather than Euclidean distance [160]. One popular way to quantifying
the similarity between two documents di and dj is to defined as following:
cos(θ) = cos(
−→
di ,
−→
dj ) =
−→
di • −→dj
|−→di ||−→dj |
=
−→
di
|−→di |
•
−→
dj
|−→dj |
= d˜i • d˜j
where • is the dot product between two vectors, |−→di | =
√∑k=n
k=1
−→
di (k)2, d˜i =
−→
di
|−→dj |
is called a normal-
ized vector. Normalizing vectors can make us focus on the direction of the vector without considering
their lengths. In other words, the cosine of the angle θ between two vectors is the inner product of the
two normalized vectors. If
−→
di and
−→
di are frequency vectors for terms, a long document will have a
vector where each term has high frequency. Thus, for example, a long document
−→
di will have a vector
with large length while a short document
−→
dj with a short vector. The
−→
di • −→dk will be much larger than
−→
dj •−→dk even if the similarity between −→di and −→dk is almost the same as the similarity between −→dj and −→dk.
Cosine captures the idea that the length of the vectors is irrelevant and the angle between the vectors is
critical [149].
The cosine value ranges from -1(θ is 180 degree) when the vectors are in opposite directions to
+1(θ is 0 degree) when they point in the same direction. When the vectors are orthogonal(θ is 90
degree). With raw tfidf scheme, there will be no negative cosine values. However, with the feature
selection discussed later negative cosine results can be generated when using truncated Singular Vector
Decomposition(SVD). Without considering the negative results, the smaller the value of θ, the more
similar is between the two normalized vectors. The similarities between the documents in the example
of section C.1 are shown in Table C.4. We can see that similarity score between a vector and itself is 1.
The testing document t1 is most similar to the training document d3.
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Table 5.1 A Example of Term-Document Matrices [80]
Collection Dimension Nonzeros Density
Web Document 10000× 255943 3.7M 0.15%
NSF Abstracts 94481× 6366 7M 1.16%
Face Images 36000× 2640 5.6M 5.86%
5.2.4 VSM and Sparse Matrix
Even after feature reduction, the dimensions of the vectors may still be in the order of thousands.
Computing the similarity between all documents is a computation and data intensive problem. Suppose
we have totally n documents and m terms in a document collection. The running time computing the
similarity between all documents is O(mn2). However, the vectors are usually sparse when presenting
documents(see section 5.2.2). If the vectors of all documents in a collection comprise a matrix, specific
techniques taking advantage of the sparseness can be used to accelerate the computation speed. From
section 5.2.3, we have:
cos(
−→
di ,
−→
dj ) =
−→
di • −→dj
|−→di ||−→dj |
−→
di •−→dj is only calculated on the nonzeros elements which will significantly reduce the computation
cost. Determining the nonzero elements can easily be achieved by building an inverted index for the
coordinates. For large scalable computing, the sparse matrix can not fit into memory. Distributed im-
plementation using MapReduce is implemented [149]. Mapreduce is proposed in [39] and provides an
easy-to-understand programming model for designing scalable, distributed algorithms. MapReduce is a
practical solution to large data problems today and distribute computations across multiple machines. In
traditional parallel programming model, the developers shoulder the burden of explicitly managing con-
currency and manage system-level details. MapReduce is composed two parts: mappers and reducers.
Mappers take the input and generates the intermediate key-value pairs. Reducers aggregate the output
values with the key. The developer can only focus on the mappers and reducers design. [95] described
algorithms for computing pairwise similarity with MapReduce on document collections. Some other
randomized techniques to improve the computational efficiency are discussed in [149].
The matrices arising in data mining applications are quite large, irregular and closer to a random
pattern [80]. For example, the term-document matrices used in [80] are 10000×256000, 94481×6366
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(a) Contiguity Hypothesis hold (b) Contiguity Hypothesis not hold
1
2
3
4
Figure 5.2 Contiguity Hypothesis of two-dimension VSM
and 36000 × 2640 respectively as shown in Table 5.1. We will discuss to use SMVM to improve the
performance of VSM later in this chapter. Sparse matrix-vector multiplication on data mining matri-
ces has been used in text retrieval and face recognition for algorithms like Latent Semantic Indexing,
Concept Decomposition, and Eigenface Approximation [80]
5.2.5 VSM and Classifier
The basic hypothesis in using the vector space model for classification is the contiguity hypothe-
sis [101].
Definition 6 (contiguity hypothesis). Documents in the same class form a contiguous region and
regions of different classes do not overlap.
Whether or not the contiguity hypothesis can hold depends on the choices for the document rep-
resentation, the weighting scheme, stop-list, feature reduction techniques, and so on. If the document
representation is not appropriate, the contiguity hypothesis will not hold and the classifiers based on the
contiguity hypothesis will not be effective. In Figure 5.2, each two-dimension vector is represented by
a block. We can draw boundaries that separate the 2-dimension vectors in Figure 5.2(a) while there is
no cross among boundaries. We can not draw a bounding box which only contains the vectors of the
same class in Figure 5.2(b). Therefore, the contiguity hypothesis does not hold for Figure 5.2(b).
The classifiers partition the vector space into regions separated by linear decision hyperplanes are
called linear classifiers. More complex nonlinear models are not systematically better than linear
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classifiers. Nonlinear classifiers have more parameters to fit on a limited amount of training data and
are more likely to make mistakes for small and noisy data sets [101].
5.3 Architecture of Text Classification
Text classification comprises three phases: vector space construction, classifier creation, and docu-
ment classification. In vector space construction phase, the linguistic processing is performed on each
document. Classifier creation is built upon the training set under the inductive learning hypothesis de-
scribed in section C.2. Document classification classifies each test document using the classifier. The
overview architecture of document classification is shown in Figure 5.3 where the solid arrows represent
the training data flow and the dotted arrows represent the testing data flow.
5.4 K-Nearest Neighbor Algorithm
5.4.1 Classifier Design
The input of the classifier design is a training set of documents with known classes and the output is
a classifier Γ defined in section 5.1. The existing classifier construction algorithms are based on the in-
ductive learning hypothesis(see section C.2). Based on the approaches that tackle the inductive learning
hypothesis, we have probabilistic classifiers, decision tree classifiers, decision rule classifiers, regres-
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Algorithm 11 Classifier Construction of kNN Algorithm
Input: the documents and classes pairs in the training set R, R ⊆ C ×D
Output: VSM, D˜; the value of k
Construct the vector set D˜ for D
Select an appropriate value for k
sion methods, on-line methods, the Rocchio method, neural networks, example-based classifiers,support
vector machines(SVM) which is one of the top 10 data mining algorithms [160], and classifier commit-
tees [130]. Naive Bayes classifier is a probabilistic classifier. Linear Least-Squares Fit(LLSF) is based
on regression method. The k nearest neighbor(kNN) algorithm is a famous example-based classifier.
Adaboost which is a boosting algorithm based on a committee is also one of the top 10 data mining al-
gorithm [160]. Among these classifiers, boosting-based classifier committees, support vector machines,
example-based methods, and regression methods deliver top-notch performance [130]. In this chapter,
we focus on kNN classifier which is one of the state of the art TC algorithms. Details of SVM can be
found in [71, 81].
5.4.2 Algorithm Description
kNN is one of the top 10 algorithms in data mining [160] and based on the contiguity hypothesis in
that a test document has the same label as the training documents located in the local region surrounding
it. kNN is a similarity-based learning algorithm [161]. Given a test document dt represented as a vector
of term weights and a chosen similarity metric, the kNN algorithm finds its k nearest neighbors by
means of calculating the similarity of dt to all documents in training set, which forms a neighborhood
of dt. Majority voting among the classes of document in the neighborhood is used to decide the class
of dt. For example, 1NN assigns each document to the class of its closest neighbor. However, 1NN is
not robust. Experiments [161] showed that the value of k range from 30 to 50 can achieve the optimal
results.
The training algorithm is shown in Algorithm 11 in which the vector space model is constructed and
the value of k is determined. Compared with other TC algorithms, kNN uses a lazy training approach.
The training phase is simple and does not have an off-line learning phase. The categorization algorithm
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Algorithm 12 Classification Process of kNN Algorithm
Input: the document to be classified, dk
Output: the class label of the testing document, Ck
Construct vector d˜k for the document, dk
for all d˜i ∈ D˜ do
cos(θi)←− d˜k • d˜j
end for
Construct D′ ⊆ D, |D′| = k, where di ∈ D′,dj ∈ D −D′, cos(θi) > cos(θj)
for all ci ∈ C do
scoreci ←−
∑
dj∈D′,<dj ,ci>∈R cos(d˜k, d˜j)
end for
Classify dk as Ck based on score
is shown in Figure 12. For each incoming document, a vector is built from it. The similarity between it
with each document in the training set is computed. The closest k neighbors are collected. The score
for each candidate class is computed based on the cosine values. Based on the type of classification,
different policies can be used to determine the label of the incoming document. In the single label
classification scenario, the incoming document is assigned to the class with the highest score. In the
multi-label scenario, the classes whose score is higher than a threshold are assigned to the incoming
document. [72] presents a Weight Adjusted k-Nearest Neighbor(WAKNN) classifier. Some other kNN
variations can be found in [155, 167, 70, 134].
5.5 Motivation
Understanding and implementing kNN classifier is easier when compared with other classification
techniques. Despite of its simplicity, its effectiveness is very high. Experimental result shows that
the error of the nearest neighbor rule is bounded above by twice the Bayes error. kNN is particularly
suitable for multi-label, multi-class text classification. Although most researchers believe that SVM is
better than kNN and kNN better that Naive Bayes(NB), the ranking of classifiers ultimately depends on
the class, the document collection, and the experimental setup [101]. A good feature selection method
enables KNN to surpass SVM’s performance [127]. For the assignment of functions to genes based on
expression profiles, some researchers found that kNN outperformed SVM [160].
kNN is a lazy learner, but a hard worker. That is, building the model is cheap. However, classifying
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unknown objects is expensive. From the experimental result in [163], the testing time of kNN is 12
times larger than that of SVM though achieving better effectiveness. WAKNN [72] running time varied
from a few hours on 300 to 500 training sample size to a few days on 1000 training examples. The
computation cost increases with the increase of the size of training set. To employ kNN in a large scale
and real-time classification task, its classification speed must be significantly improved. Current work
on kNN algorithms mainly focus on improving the classification speed [26].
[109] described a Compressed Sparse Row(CSR) SMVM implementation on the Convey HC-1
reconfigurable computer. The architecture is optimized for CSR-formatted sparse matrix data. As far as
we are aware, there is no previous work on accelerating kNN for text classification using FPGA hard-
ware. An accelerator for k-th nearest neighbor thinning problem based on FPGA is proposed in [129].
Targeting at image retrieval and video object tracking, a fast k nearest neighbor search implementation
using GPU is described in [57]. An FPGA implementation of kNN classifier used in the wavelet domain
is proposed in [165].
5.6 Experimental Setup
The performance bottleneck of kNN is the high computation cost in the classification stage. To
improve the efficiency of kNN, the classification component of kNN algorithm should be put into hard-
ware. In Figure 5.3, all the modules are implemented in software except the part of the classifier. The
software toolkit in [44, 43, 55] is used to create VSMs from text documents. The 20 news groups data
set [92] is a collection of 18846 newsgroup documents, partitioned nearly evenly across 20 different
newsgroups. The documents are sorted by date into training set(11314 files) and test(7532 files) set.
During the training stage, the vectors created from the documents in the training set form a sparse ma-
trix. During the classification stage, a testing document di is sent to the system which creates a vector
d˜i for di. To compute the similarity between di and other documents in the training set, d˜i is sent to the
SMVM engine as the vector input. The sparse matrix is sent to the SMVM engine as the matrix input.
SMVM Engine in Figure 4.5 performs the Sparse Matrix-Vector Multiplication and returns the results
to the software. The software finds the k nearest neighbors of di and assigns categories to it.
The implementation platform is convey HC-1 as shown in Figure 5.4. It is composed of one host
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X86 motherboard and one coprocessor board which are connected by a FSB mezzanine card. The moth-
erboard includes a 2.13GHz Intel Xeon 5138 dual-core host CPU and standard Intel I/O chipset. The
host CPU is equipped with 667MHz Fully-Buffered Dual In-line Memory Modules(FBDIMMs)(totally
24GB) providing a theoretical bandwidth of 8 GB/s. There are four Virtex-5 LX330 FPGA chips called
Application Engines(AEs) and an Application Engine Hub(AEH) on the coprocessor board [2]. The
AEH contains two FPGAs, one of which serves as the host interface to the host board. The other one
is a soft-core processor called ”scalar processor” which invokes computations on the AEs. The scalar
processor plays the role of co-processor of host processor. The Memory Controller(MC) Interface gives
the AEs direct access to coprocessor memory. Each of the 4 AEs runs at 150 MHz and is connected to
each of the 8 memory controllers through a DDR interface. The link between the AE FPGA and the
MC runs at 300 MHz, but in order to ease timing in the FPGA, the 300 MHz interface is converted into
two 150 MHz memory ports to/from the AE personality. Each MC physically connects to two Scatter-
Gather-DIMMs(SGDIMMs). The communication bandwidth between each AE and MC connection is
2.5GB/s. Two 64-bit words are provided in each clock cycle for each connection. Each DIMM has a
5GB/s link to its MC. In the ideal scenario, the peak IO bandwidth of each PE is 20GB/s if there is no
read conflict. The aggregate bandwidth of all PEs is 80GB/s. To fully utilize the memory bandwidth,
a request must be made from every AE to every MC port on every cycle unless stalled by the MC
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Table 5.2 Characteristics of VSM Matrices Built from Training Set and Testing Set
Documents Terms Matrix NonZeros Density RunTime
Number Number Dimension Number (seconds)
Training 11314 94439 11314× 94439 1033094 0.097% 14
Testing 7532 7532× 94439 634413 0.089% 9
interface.
5.7 Implementation and Result
5.7.1 Dataset Processing
The software toolkit in [44, 43, 55] is used to translate a text document into a sparse vector. How-
ever, it does not differentiate the train dataset from the test dataset. We revised the toolkit so that
different actions are taken in training and testing stages when a new word in test documents is encoun-
tered. In the training stage, each new term is inserted into the term dictionary. In the testing stage, each
term is searched in the dictionary established in the training stage. If the term is found, the weight of
the term is returned. Otherwise, the term is discarded. The characteristics of the VSM matrix built from
the training and testing documents is listed in Table 5.2. Because all terms are created in the training
stage, the number of terms in the testing set is equal to the number of terms in the training set. The
toolkit translates each document into a normalized vector using tf-idf scheme. The vectors constitute
the training matrix Mtrain and testing matrix Mtest. Each row of the matrices corresponds to a doc-
ument. The toolkit runs in the linux server(Figure 5.4) of the Convey HC-1 system. The runtime for
training set includes reading training data from the hard disk, establishing the term dictionary, trans-
lating the training documents into sparse matrix and writing the matrix into hard disk in Compressed
Column Storage(CCS) format. The runtime for testing set includes reading testing data from the hard
disk, searching the term dictionary, translating the testing documents into sparse matrix and writing the
matrix into hard disk in CCS format.
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5.7.2 SMVM in Software
kNN(k=1) is used to the classify to testing documents. According to Algorithm 12, each row in
the Mtest is multiplied with all rows in the Mtrain. The label of the train document which has the
maximum sum-of-product with the test document is set as the label of the test document. To label all
test documents, Mtest × M ′train is computed where M
′
train is the transpose of Mtrain. That is, the
inner product of each row in Mtrain and each row in Mtest is computed. The matrices are stored in
CCS format. All non-zero values are stored in a value vector val. The algorithm to compute the sum-
of-products is shown in Algorithm 13. The two matrices are firstly loaded into the memory. The first
non-zero of each row i has an index row start[i] in val and are computed afterwards. The product
of two non-zeros(one is from the ith row of Mtest, the other is from the jth row of Mtrain) is added
to Sum of Product(i, j) only when they have the same row and column index. The runtime to load
the matrix data from the hard disk to memory is around 1.2 seconds. The runtime of the algorithm is
around 39.8 seconds.
5.7.3 SMVM in Reconfigurable System
The on-chip memory in FPGAs is not large enough to store the matrix and vector data. To do the
classification in FPGAs, the data is first loaded into co-processor DIMMs. Our goal is to align the
data so that the memory throughput and SMVM computation performance on the Convey machine for
text classification is maximized. Each AE takes two 64 bit values from each MC in one clock cycle.
Therefore, each AE takes 16 64-bits values from all 8 MCs in each clock cycle. This determines that the
number of multipliers in the SMVM engine is at most 8 and the number of SMVM engines in each AE is
1. The 16 double-precision floating-point numbers serving as the inputs of the SMVM engine are from
the matrix and vectors in each clock cycle. To use SMVM engine, the data in DIMM is aligned in such
a way that the successive values can be taken from all MCs in a single cycle. Because SMVM is a data-
intensive computation, maximizing memory throughput will also maximize computation performance.
Multiple vectors are to be multiplied with the sparse matrix. However, we send each vector only to
one SMVM engine. This will simplify the processing outputs from each engine. We let MC1-4 store the
matrix data, IPVs, column indices and MC4-8 store the vector data, IPVs, column indices. Matrix data,
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Algorithm 13 Classification Process of kNN Algorithm
Input: Mtest, Mtrain
Output: the class label of the testing documents
Read Mtrain;
Compute row start of Mtrain;
Read Mtest;
Compute row start of Mtest;
for each row i of Mtest do
for each row j of Mtrain do
Sum of Product(i, j)← 0, indextest ← 0, indextrain ← 0;
while test val[indextest].row index = i and train val[indextrain.row index] == i do
if test val[indextest].column index = train val[indextrain].column index then
Sum of Product(i, j) += test val[indextest]× train val[indextrain];
indextest ++;
indextrain ++;
else if test val[indextest].column index < train val[indextrain].column index then
indextest ++;
else
indextrain ++;
end if
end while
end for
end for
vector data, IPVs, column indice have continuous addresses in DIMMs. Each type of data has a start
address. The data storage pattern in MCs is shown in Figure 5.5. Note that each vector is duplicated
four times. Each non-zero is 64 bits and has a column index which is 32 bits. The total number of
non-zero is 1033094. The total number of IPVs is 10330948 = 129137. The IPVs and column indices
are evenly distributed in MCs while the non-zeros are evenly stored in MC1 to MC4. Each vector has
a copy in MC5 to MC8, thus duplicated four times. Each vector has 94439 columns. Each element of
it is 64 bits. Different DIMM memory spaces are allocated for non-zeros in the sparse matrix, vector
data, column indices and IPVs. 8 Mega-Bytes of memory is allocated for sparse matrix, 4 Mega-Bytes
for column indices and 256 Kilo-Bytes for IPVs. Because zero values in vector data need be stored in
DIMMs, 1 Giga-Bytes of memory are allocated in each MC(from MC5 to MC8). That is, each MC
has 1GB memory(128M 64-bit words) to store the vector data. 128K words of memory is allocated for
each vector. Therefore, 1K(1024) vectors are to be stored in the 1GB memory. There are totally 7532
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Figure 5.5 Data Storage Pattern in MCs
vectors. We need 8 rounds to load the data into DIMMs and perform the computation. It will take long
time to set 1GB memory in each MCs. Note that most of values in a vector are zeros. We initialize all
words to be zero when the memory is allocated. In each round, only the non-zeros in the vectors are
loaded into the specified memory cell based on their column indices. After the computation, only the
memory cells which have a non-zero value will be set back to zeros. In this way, the time of loading
vector data is greatly reduced. The time to load the sparse matrix, column indices, vector data and IPVs
is around 6.9 seconds not including the time to allocate and initialize the memory space.
Each AE has an input state machine which retrieves data from DIMMs and sends it to the SMVM
engine. The state machine has the start address of Matrix data, IPVs and column indices. Each matrix
number is 64 bits. Each IPV is 8 bits because the number of multipliers in the SMVM engine is 8.
Each column index is 32 bits which means the number of columns in the matrix and vector is at most
232. Each non-zero in the sparse matrix has its column index in the DIMMs and multiplied with a
vector element which has the same column index in the vector. Note that the corresponding vector
element may be zero because the vector in text classification is sparse. In order to ease the memory
access, we store all vector values including zeros into the DIMMs. The input state machine has three
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states: reading IPVs, reading matrix and vector data and reading column indices. The state transition
is shown in Figure 5.6. In one clock cycle, each AE will receive 64×168 = 128 IPVs in the reading
IPVs stage, 64×1632 = 32 column indices in the reading column indices stage, 8 matrix numbers and
8 vector numbers in the reading data stage. In one clock cycle, eight column indices are used in the
reading data stage. Therefore, the machine need read the column indices every four clock cycles. In
the input state machine, there is an IPV storage buffer, a column index buffer and two counters. The
counters point to the data currently used. In some clock cycles, the input state machine sends 8 matrix
numbers, 8 vector numbers and an IPV to the SMVM engine. However, this will not happen in each
clock cycle because the input state machine need read IPVs every 128 clock cycle, and read column
index every 4 clock cycles. Considering in 644 consecutive clock cycles, 128 of them are in reading
column indices stage, 4 of them are in the reading IPVs stage, and 512 of them are in the reading data
stage. That is, the SMVM engine has valid input data in 512 clock cycles. The computation resource
usage is 512644 = 79.5%. The computation performance of each AE in terms of FLOPs(see chapter 4) is
2k×fclock×79.5% = 2×8×150MHz×79.5% = 1.908 GFLOPs. Since we have four AEs, the total
computation performance is 7.632 GFLOPs. The computation time of the data in Table 5.2 is around
7532×1033094×2
7.632×109 = 2.039 seconds(Each number has two floating-point operations). The computation
time is 39.82.039 = 19.519 ≈ 20 times less than the software. The memory bandwidth usage is almost
100%.
We compare the text classification runtime in software with that of in Convey in Figure 5.7. Both
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Figure 5.7 RunTime Comparison of Text Classification
approaches uses the same toolkit to translate the documents into sparse vectors. In the software ap-
proach, the data is loaded into the main memory. In the reconfigurable approach, the data is loaded
into the coprocessor memory in a pre-designed pattern which takes longer time than the software ap-
proach. The computation of FPGAs is much faster than the software approach. Putting them in all, the
reconfigurable approach is around 2.8 times faster than the software approach.
5.8 Contribution
We deployed the SMVM engines into multiple FPGA chips of Convey HC-1. Text documents are
represented as large sparse matrices using Vector Space Model(VSM). The k-nearest neighbor algo-
rithm uses SMVM to perform classification on multiple FPGAs. We interleaved the data in the DIMMs
to maximize the memory throughput, thus maximized the computation performance. Our experiment
shows that the classification time using FPGAs is greatly reduced compared with the traditional com-
puting architecture.
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CHAPTER 6. HPRC ARCHITECTURE FOR DATA-INTENSIVE APPLICATIONS
MapReduce is a widely used program model for data-intensive application which simplifies the
design of large distributed computing system. FPGA is notorious for the programming productivity
and has been out of reach for many domain experts. The programmer using hardware language such
as VHDL, Verilog usually spent months to develop a module. The same module can sometimes be
accomplished in several lines of C/C++ code. Even though the performance of FPGA-based design
is much higher, the shortcoming mentioned above is a great hindrance to the popularity of FPGAs.
There are some C-to-HDL tools like ROCCC, Impulse C or Handle-C available, however, the viability
and translation efficiency for practical scenarios still need be further explored [156]. We propose a
pipelined and high performance framework for FPGA design based on the MapReduce model. Our
goal is to lessen the FPGA programmer burden while minimizing performance degradation.
6.1 Introduction
MapReduce is a programming model proposed by Google for processing data-intensive applica-
tions [96]. The original implementation [39] of the model simplifies the development of larger-scale
applications on clustering machines(PCs). Since many practical problems can be expressed in this
model, MapReduce is widely used in industry. For example, hundreds of MapReduce programs have
been implemented and upwards of one thousand MapReduce jobs run on thousands of machines in
Google. Tens of companies, such as Yahoo!, Facebook and Adobe use Hadoop [1] which is an open-
source implementation of MapReduce.
In essence, MapReduce divides a job with massive amount of data into many discrete tasks that
are executed in parallel on clusters of servers. The MapReduce work-flow on a cluster of commodity
machines is depicted in Figure 6.1. The commodity machines are connected together by high speed
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Figure 6.1 An Example of MapReduce Work Flow
network link,such as Ethernet. The MapReduce Framework is mainly composed of map and reduce
stages. Each distinct section of input data is located closely to mappers. The mappers translate the data
into a massive amount of intermediate (key, value) pairs. These pairs are usually stored in local disk and
reduced by an optional combiner before they are sent to the reducers in the shuffle stage. In this way,
the number of pairs sent on the network is greatly diminished. Otherwise, the network bandwidth will
be devoured and become the performance bottleneck of the Framework. The pairs with the same key
are sent to the same reducer. Each reducer works in a distinct key space. Partitioners are responsible for
dividing up the intermediate key space and assigning the (key, value) pairs to reducers. When a reduce
worker has read the intermediate pairs, it sorts and groups those pairs by keys. The reduce worker then
iterates on each pair. For each unique key encountered, the set of intermediate values are sent to the
reducer. Both the mapper and reducer code are written by the user. Note that a commodity machine
may have multiple mappers and reducers. Algorithm 14 is the pseudo-code to count the number of
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Algorithm 14 MapReduce Program Example:counting the words in a corpus [39]
Map(String key, String value)
//key: document name
//value: document contents
for each word w in value do
EmitIntermediate(w, 1);
end for
Reduce(String key, Iterator values)
//key: a word
//values: a list of counts
int result = 0;
for each v in values do
result += v;
end for
Emit(key,result)
occurrences of each word in a large corpus [39].
In MapReduce model, the programmers only need write the mapper and reducer code in the prede-
fined style. The MapReduce system handles the underlying operations. For those applications running
on clusters of commodity machines, the run-time system is responsible for partitioning the data, creat-
ing the MapReduce processes to machines, scheduling and synchronizing the different tasks, managing
the machine failures and data redundancy(fault tolerance), alleviating the problem of stragglers, and
handling the communication among machines. In this way, the technical details of large-scale paral-
lel and distributed systems are hidden from the programmers. The development efficiency is highly
improved.
The architecture of a Hadoop cluster [96] is shown in Figure 6.2. The namenode is the HDFS(Hadoop
Distributed File System) master. The job submission node runs the jobtracker. The jobtracker monitors
the running progress of MapReduce jobs and is responsible for coordinating the execution of mappers
and reducers. The two master nodes typically run on two machines. Often times they are co-located.
Each slave node runs a tasktracker which is responsible for running user code. The datanode daemon
is for serving HDFS data. The tasktrackers periodically send heartbeat messages to the jobtracker. If a
tasktracker is available to run tasks the return acknowledgment of the tasktracker heartbeat contains task
allocation information. In scheduling map tasks, the jobtracker tries to take advantage of data locality,
if possible, map tasks are scheduled on the slave node that holds the input split, so that the mapper will
be processing local data.
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In this paper, we will adopt the MapReduce model into FPGA design. Our vision is to improve the
efficiency of application development in FPGA. The parallelism in an FPGA chip can be used to mimic
the Mapreduce model in a cluster of commodity machines.
6.2 Related Work
Since the MapReduce model simplifies the designing complexity of data-intensive applications, it
has been adapted in various platforms. Google proposed the MapReduce model and implemented it in
clusters with thousands of machines [39]. Apache Hadoop MapReduce is a programming model and
software framework for writing applications that rapidly process vast amounts of data in parallel on
large clusters of compute nodes [1]. An implementation of MapReduce for shared-memory systems,
called Phoenix, is introduced in [126]. To harness GPU’s power for MapReduce, a Framework called
Mars is developed on an NVIDIA G80 GPU [74]. A heterogeneous system which uses parallel FPGAs
and GPUs boards as MapReduce processing units is presented in [166]. There are lots of MapReduce
implementations on other platforms, to name a few. An on-chip scheduled MapReduce Framework
on FPGAs is proposed in [132]. The Mappers and Reducers communicate through on-chip RAMs.
However, this framwork does not mention how the intermediate pairs are sorted and grouped together.
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6.3 Content Addressable Memory
Content Addressable Memory(CAM) offers increased data search speed [7] since it allows a con-
current search of input data into the memory. The CAM outputs the corresponding address and a
match signal when a match is found. The write mode in CAM is comparable to a Random Access
Memory(RAM). The content of CAM can be initialized by a disk file or written dynamically during
run-time. In reading RAM, an address is supplied as an index to a memory block. The data stored
in that address is sent to the output after some clock cycles. In comparison, the input to the CAM is
data. Once the data is found in the memory, the CAM outputs the address location in the array and the
match signal is set high as shown in Figure 6.3. The CAM hardware has been available for decades. Its
use can be found in cache controller for searching cache tags, network router for classifying network
packets. Implementing CAM in FPGAs is not trivial. Xilinx Inc. published several papers on this
topic [78, 68, 7]
6.4 Pipelined On-chip MapReduce Framework
There are several hurdles to design MapReduce framework in FPGA Chips compared with doing
that in clusters. First, the on-chip memory is scarce in FPGAs and can not be used to hold a large
amount of intermediate pairs. Consequently, the intermediate pairs must be reduced in time. That
is, the stage barrier between the Map and Reduce stages must be removed in FPGA design. Even
though the stage barrier provides programming and implementation simplicity, careful design of barrier-
less MapReduce framework has equivalent generality and ease of programming and achieve higher
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performance [152]. The validity of barrier-less MapReduce model can be found in [152]. The proof
of the equality of original and pipelined MapReduce models can be found in [35]. Second, there is
no the same shared media in FPGA as the Ethernet network in clusters. And each component in the
FPGA design runs in pipeline and parallel. Therefore, the shuffle of the intermediate pairs is not trivial
because of the potential collisions among the mapper outputs. Distributed memory can be used for this
purpose. Compared with block RAM and external memory, distributed memory is extremely fast and
the cells in it can be accessed simultaneously. In contrast, only one word per clock cycle can be read or
written into each port of the block RAM and external memory. However, distributed memory is usually
small in size and not suitable for applications with large key space. Multiple block RAMs for each key
can partially fulfilled the requirement of large key space. Third, the sort operation in FPGA is usually
very expensive. Aggregating values by keys is done by sorting the values in reducers. This is infeasible
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when the number of keys is large. In this paper, we use Content Address Memory(CAM) to serve this
purpose.
The on-chip MapReduce Framework on FPGAs is shown in Figure 6.4. The data dispatcher receives
data from off-chip memory or high speed communication interface such as Front Side Bus(FSB), PCI
express. It distributes the data to the mappers which are available. The Mappers process the input and
generate the intermediate pairs. Each Mapper has an identical copy of index CAM which stores the
memory address of each key. The pairs are sent to the index CAMs which convert the key to the storage
index for each pair. In each clock cycle, the Data scheduler accepts the outputs from all the Mappers and
stores the intermediate results into the on-chip memory based on the storage index in each pair. Because
the on-chip memory is scarce, the intermediate results in the on-chip memory must be reduced in time.
The data scheduler monitors the number of values for each key and schedules the reducers to reduce
those values. The outputs of the reducers are sent back to the on-chip memory for further reduction. In
the on-chip memory, each key has a buffer which stores all the intermediate values corresponding to the
key. These intermediate values come from the outputs of the Mappers or Reducers.
6.4.1 Parameter Design
Let the number of mappers and reducers are m and r respectively. In each clock cycle, the mappers
generate m pairs of (key, value). The data scheduler stores these pairs into the distributed memory and
sends them to the reducers. To eliminate pipeline stalls, the number of pairs reduced in each clock cycle
should be no less than m. On the other hand, reducing more than m pairs will lead to idle computation
resources in FPGAs. Therefore, the number of pairs reduced in each clock cycle should be equal to m
in the ideal case. Suppose the number of inputs of each reducer is x. The number of pairs reduced by
each reducer is x− 1 because the inputs are merged into one (key,value) pair. Hence we have:
m = r(x− 1) =⇒ x = m
r
+ 1 (6.1)
We can draw several conclusions from equation 6.1. First, the number of mappers should be equal to or
multiple of the number of reducers. Second, the number of input values x of each reducer is at least 2.
The value of x is closely related to the buffer size for each key in the distributed memory and the data
scheduling policy. A larger value of x requires larger buffer size b for each key to fill up the inputs in a
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Algorithm 15 Data Scheduling Algorithm
for each output (ki, vi) from the mappers and reducers do
if ∃j, such that (ki, vj) is in the storage buffer then
send (ki, vi), (ki, vj) to the input buffer
remove (ki, vj) from the storage buffer
else
store (ki, vi) into the storage buffer
end if
end for
reducer. To minimize the buffer size, x is set to 2 in our architecture which implies r = m.
6.4.2 Data Scheduling
In each clock cycle, m+ r = 2m = 2r outputs from the mappers and reducers are sent to the data
scheduler. The 2m outputs together with the values in the storage buffers are scheduled as the 2r = 2m
inputs of the reducers. The two input values of a reducer have the same key in each clock cycle. Based
on the data scheduling algorithm shown in Algorithm 15, the number of values for each key in the
storage buffer is at most one if there is enough number of reducers in each clock cycle. Our architecture
has only r = m reducers. Suppose there are totally k unique keys. Consider the worst scenario where
each key has one value in the storage buffer and the input keys to the data scheduler are non-repetitive
in c = b kmc consecutive clock cycles. In each clock cycle, there are 2m pairs of values which should be
sent to the m reducers. Obviously, a queue should be used as an input buffer of the reducers if pipeline
stalls are not allowed in the architecture. Each entry in the input buffer is composed of a key and two
values which have the same key. As discussed in section 6.4.1, an architecture with equal number of
mappers and reducers is free of pipeline stalls. Therefore, the size of the input buffer is not unlimited
and bounded by the sized used in the worst scenario.
Lemma 10. There are no pipeline stalls when the size of the input buffer is k, k is the number of unique
keys.
Proof We prove that the lemma is true in the worst scenario. In the first scenario, k = n×m, where n is
a natural number. There are 2m pairs of values to be reduced in each clock cycle. Half of them are sent
to the r = m reducers. The other m pairs are sent to the input buffer. This happens in km consecutive
clock cycles. The size of the input buffer is km ×m = k. In the second scenario, k = n×m+ t, t < m.
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In the first n clock cycles, the number of pairs sent to the input buffer is n ×m. In the n + 1th clock
cycle, there are 2m values sent to the data scheduler. Among them, t values pairing with the values in
the storage buffer are sent to the input buffer. There are 2m− t values left to be sent to the input buffer
and m − t reducers. Because of 2m − t > 2(m − t), more input buffer entries are needed. Suppose
2m− t is an even number and all of the 2m− t values are ready for reducer. That is, the value can be
divided into 2m−t2 pairs and the values in each pair have the same key. In this worst case, the number
of entries required in the input buffer is 2m−t2 − (m− t) = t2 . Therefore, the size of buffer we need is
n ×m + t2 < n ×m + t = k. In the case of 2m − t is an odd number, we can store a value into the
storage buffer. The required size of buffer will be smaller than k. In summary, the input buffer with k
entries is enough to build a pipeline stall architecture.
6.4.3 Processing Partitioning
Saving the values of all keys in the on-chip memory will easily exhaust the FPGA resources. In
our architecture, each stored value of a key in the memory is involved in scheduling operation. The
resource usage increases dramatically with the number of keys. In the case that there is no enough
resources to store all the keys in on-chip memory, partitioning the data processing is necessary. Two
strategies are used to partition the data processing depending on the input data characteristics. If the
keys of the input data are temporal-coherent, one instance of the architecture can be used to process
the whole key space K by dividing it into multiple subsets K1 ∪ K2 · · ·Ks, where K = K1 ∪ K2 ∪
· · ·Ks,K1 ∩K2 ∩ · · ·Ks = Φ. In each time interval [ti, ti+1], the data with key in Ki∈[1,s] are sent to
the architecture. The storage and input buffers must be cleared by a reset signal during the switching
between different key subsets. We call this approach as temporal partitioning. SMVM is an example
application suitable for temporal partitioning when the matrix data is sent in row-major or column-
major order. If the keys of the input data are spatial-coherent, multiple instances of the architectures
can be used to process the whole space K independently. We call this approach as spatial partitioning.
The distributed grep problem mentioned in [39] can be used in spatial partitioning. Some problems
can be revised to fit into this kind of partitioning, for example, the problem of counting the number of
occurrences of each word in a large collection of documents. One instance of the architecture is only
responsible for the words starting with letter ’a’; another one is only for the words starting with ’b’
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and so on. The different partitioning approaches are illustrated in Figure 6.5. When the application is
neither temporal nor spatial-coherent, a distributor is used to partition data into different architecture
instances. This approach can be called comprehensive partitioning. The application fitting in temporal
partitioning can also be spatially partitioned if there are multiple data sources. Similarly, the application
fitting in spatial partitioning can also be temporal partitioned if there is enough buffer to store the source
data.
6.5 Example: SMVM Implementation Using MapReduce Framework
Sparse Matrix-Vector Multiplication (SMVM) plays a paramount role in many scientific and engi-
neering applications. In solving large linear systems y = Ax (where A is an n × n sparse matrix with
nz non-zero entries, and x and y are 1 × n matrices) and eigenvalue (λ) problems Ax = λx using
iterative methods, SMVM can be performed hundreds or even thousands of times on the same matrix.
Our previous work in [138] presents a scalable and efficient FPGA-based SMVM architecture which
can handle arbitrary matrix sparsity patterns without excessive preprocessing or zero padding and can
be dynamically expanded based on the available I/O bandwidth. In this section, we will use MapReduce
framework to implement SMVM without much coding effort while achieving comparable performance.
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6.5.1 Mapper and Reducer Design
Each element yi in the vector y is given by yi =
∑n
j=1 aijxj =
∑
yij . The inputs and outputs
of a mappers are (i, aij , xj) and (i, aijxj) respectively. That is, the main component of a mapper is a
multiplier. All terms of the sum that make up the component xi of the matrix-vector product will get
the same key(row number). The number of input values for each key in a reducer is two. Each clock
cycle, a reducer merges two values with the same key. The inputs and outputs of a reducer are (i, yij ,
yij′) and (i, yij + yij′) respectively. That is, the main component of a reducer is an adder.
6.5.2 Dispatcher Design
The dispatcher acts as a translater between the format of input data and inputs of the mappers, thus
is application-dependent. In order to make a comparison with the architecture in [138], the input to
the dispatcher is the same as the input in [138]. In each clock cycle, m pairs of numbers from the
sparse matrix and vector together with an m-bit input pattern vector(IPV) are are fed into the inputs of
the dispatcher. The ith bit of a m-bit IPV is 1 if the ith number in a segment is the last non-zero of a
row; otherwise, the ith bit of a m-bit IPV is 0. The dispatcher has a local variable key-index which is
initialized to 0. The IPV is checked bit by bit from left to right. If the ith bit is equal to 0, key-index
remains unchanged; Otherwise, it is increased by 1. In both cases, the value of key-index is sent as key
with the ith pair of data to the ith mapper.
6.5.3 CAM Design
CAM serves to aggregate values in our architecture. If the keys are used as indices of the buffers,
the CAMs can be eliminated. In SMVM, if every row in the sparse matrix has a non-zero value, the
keys generated in the dispatcher can be used as indices of the buffers. However, the rows which have
only zero values are very common in sparse matrices. Many entries in the buffer will be empty if the
row numbers are used as indices of them. The storage buffers will be unnecessarily large. One option
is to use CAMs as map tables between the keys and the row numbers. The other option is to move
the map tables out of the architecture and eliminate the CAMs. We implemented the SMVM in this
architecture using the latter option. The map tables are built by software using arrays while the data are
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sent to the FPGAs. Note that this will not impact the performance too much since accessing the array
takes constant time in software.
6.5.4 Data Scheduler Design
The storage buffers and input buffer are implemented as distributed memory in FPGA. The inter-
mediate and final reduced pairs are put into the storage buffers. According to the Algorithm 15, the
intermediate results are stored in the storage buffers after all the data is fed into the architecture. The
structure of the storages buffer is closely related to the output stage design. For example, one approach
is to use a two-dimension array which has k rows and m + r columns as shown in Figure 6.7. Each
element in the array has a flag bit and a memory cell. In each clock cycle, the intermediate product with
key ki from the ith mapper is sent to the kthi row and the i
th column of the two dimension storage buffer
if the corresponding flag bit is 0. If the flag bit is 1, the intermediate product from the mapper is sent to
the reducer along with the value in the storage buffer as shown in Algorithm 15. Another approach is to
use two storage buffers as shown in Figure 6.6. In each clock cycle, the data scheduler reads data from
the left storage buffer, operates the data using Algorithm 15 and writes the data back to the right storage
buffer. At the same time, the previous right storage buffer is pipelined into the left storage buffer. In the
first approach, each memory cell is accessed only one time in each clock cycle. In the second approach,
the value in each memory cell is written and read multiple times in each clock cycle.1 A register in
hardware can only be accessed one time in each clock cycle. Hence, the second approach needs much
more logic to handle the temporary values and introduces more delay in circuit.
The way to schedule data from input buffer to the reducers has great impact to the performance
and area of the architecture. One way is to use two pointers associated with the input buffer. One is
increased by data scheduler when there are values to be stored into the buffer. The other one is increased
when the values are sent to the reducers. Initially the two pointers, say p1, p2, are both equal to 0. When
there are n values to be removed from the buffer, the new value of p2 is (p2 + n) mod k. The modulo
operation ensures that the input buffer acts as a circle queue. The queue is empty when the two pointers
are equal. In each clock cycle, at most r pairs of values are sent to the reducers. If there is less than r
1This will introduce the read/write hazard in hardware. Therefore, two storage buffers are used in the architecture to avoid
this hazard.
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pairs of values in the input queue, some reducers have zeros as inputs. The other way is to use only one
pointer p associated with the input buffer. The first m = r values in the buffer are sent to the reducers.
In each clock cycle, all the values in the input buffer are shift m = r positions toward the reducers. At
the same time, the scheduled s pairs of values from the storage buffer, mappers and reducers are sent to
the input buffer. The new value of p pointer is set as max(0, p− r + s).
6.5.5 Output Stage Design
The output stage design is closely related to the structure of the storage buffer. In the approach
(Figure 6.6) which has two storage buffers, each entry in the storage buffers has at most one intermediate
value. The two storage buffers have the same key sequences. Starting from the head of the storage
buffers, the data scheduler sends the two values of each key to a reducer. If there are no values in both
buffers for a key, the inputs of the reducer are set to zeros. If there is only one value in two buffers for a
key, one of the input of the reducer is set to 0. After dkr e clock cycles, the output stage are done. In the
approach which has a large storage buffer in Figure 6.7, the m + r = 2r values in one row are sent to
the r reducers in each clock cycle. Therefore, all intermediate values in the storage buffer are reduced
after k clock cycles in the output stage.
The data scheduler must have a way to decide the start of output stage. It enters into the output
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Figure 6.7 SMVM Architecture on MapReduce Framework with One Large Storage Buffer
stage when all of the following conditions are satisfied: (1)there is no more inputs. (2)the input buffer
is empty; (3)there is no intermediate data flowing through the mappers and reducers. That is, there
are no valid data operations in the architecture. The mechanism to start the output stage decision is
application-dependent. For example, a done signal controlled by the software can be used as an input
to the architecture. In SMVM, the values from the matrix will not be zeros when there is more data
available. When any value from the matrix is zero, the done signal is set to 1; otherwise, it is zero. In
our hardware architecture, we only check the first value and set the done signal accordingly in order to
avoid high fan-out or gate and high delay in the critical path. To make sure there is no intermediate
data flowing through the architecture is architecture-dependent. For example, in the architecture shown
in Figure 6.7, the data scheduler enters the output stage Sr clock cycles after (1) and (2) are satisfied,
where Sr is the number of pipeline stages in the reducers. In the architecture shown in Figure 6.6, the
data scheduler enters the output stage 3×Sr clock cycles after (1) and (2) are satisfied, Sr clock cycles
for the case where input data is from the input buffer, 2×Sr clock cycles for the case where intput data
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Table 6.1 Implementation Characteristics of SMVM Hardware Architectures(Stratix IV
EP4SE820F4313)
Architecture 1 2 3 4 5
Description in 4.5 in 6.6 in 6.6 in 6.7 in 6.7
Multipliers(m) 4 4 4 4 4
Adders(r) 3 4 4 7 7
Storage Buffers − 2 2 1 1
Storage Buffers Dimension − k × 1 k × 1 k × (m+ r) k × (m+ r)
Pointers in Input Buffer − 2 1 2 1
Key Numbers(k) − 128 128 128 128
Logic Utilization 4% 38% 15% 29% 11%
Maximum Clock Frequency 230MHz 35MHz 61MHz 55MHz 142MHz
MLOC 4300 650 600 650 600
is from the right and left storage buffers.
6.5.6 Architecture Comparison
We compare the architectures drawn in section 6.5.4(Figure 6.7 and Figure 6.6) with the customized
architecture proposed in chapter 4(Figure 4.5). Figure 4.5 is the architecture designed specifically
for SMVM [138]. This architecture has a unit called Adder Accumulator(AAC) which is specifically
designed for SMVM. The details of AAC can be found in [140].
All SMVM architectures were implemented manually in VHDL and simulated and functionally ver-
ified in Mentor Graphics Modelsim. We used the Altera MegaWizard Plug-In Manager to customize the
IEEE 754 double-precision floating-point multipliers and adders in our implementation. The multipli-
ers were configured to use dedicated multiplier circuitry. The FPGA application developers only need
focus on the architectures of the mapper and reducer when using our proposed MapReduce framework.
This will save lots of effort on designing the whole architecture thus shorten the product designing time.
Furthermore, our MapReduce framework will greatly reduce the coding effort. The lines of HDL code
written manually(MLOC) is a good measurement of the effort to implement the architecture. The data
scheduler is the largest component of the SMVM architecture based on MapReduce framework. From
Table 6.1, the MLOC of the architecture in this work is much smaller than the architecture in [138]. We
targeted at Altera Stratix IV EP4SE820F4313 FPGA, which has 650,440 ALUTs and 2,368,5120 mem-
ory bits. The architectures were synthesized, placed and routed in 64-bit Altera Quartus II 10.0. The
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Figure 6.8 Runtime Comparison of SMVM Architecture in Figure 4.5 with the SMVM Architecture
in Figure 6.7
size of the storage buffers and the number of mappers and reducers are parameters in the VHDL code.
We tuned the parameters and mapped the whole design into the FPGA chip using Quartus software in a
reasonable time and memory usage. The number of keys is chosen based on the resource usage and just
for illustration purpose. The maximum clock frequency is reported by TimeQuest Time Analyzer in
Quartus II. The implementation characteristics of different SMVM architectures is shown in Table 6.1
We simulate the hardware performance on the matrix benchmarks in Table 4.6. Even though differ-
ent architectures have difference synthesized maximum clock frequencies, they must run in the clock
frequency hardwired in a FPGA chip. Hence we choose the runtime as the number of clock cycles.
The simulated runtime(based on clock cycles) is shown in Figure 6.82. For the SMVM architectures on
MapReduce Framework, two cases are considered: (1)there is enough hardware resources in a single
FPGA chip to store all rows in the matrix; (2)the matrix data is temporal partitioned and processed.
Note that the runtime of the MapReduce SMVM architecture with spatial partitioned input data is no
larger than case (1). That is, the runtime in multi-FPGA system is smaller than case(1). From the fig-
ures, the runtime of the SMVM architecture on MapReduce framework is close to that of customized
architecture if there is enough hardware resources in a single chip. That is, the MapReduce Architec-
ture achieves similar runtime when it is used in a multi-chip system and the rows are partitioned into
multiple FPGA chips. The runtime of the temporal partitioning is much larger because of the extra time
2We select architecture 5 because it has higher performance and less resource usage compared with other architectures.
Architecture 5 has 36% logic utilization in Stratix IV EP4SE820F4313 when k is equal to 512.
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to clean up the intermediate data in the storage buffers in each partition.
6.6 Contribution
We propose an FPGA architecture based on MapReduce program model which allow application
developer to focus on the mapper and reducer design. This will greatly simplify the design effort and in-
crease the production efficiency. However, only the applications which can be expressed in MapReduce
model are suitable to be implemented in FPGAs using the proposed architecture. When the number
of keys is larger than the storage buffer size, multi-FPGA system will be used in order to achieve sim-
ilar runtime. When the temporal partition is used, the runtime will dramatically increase because of
the runtime of output stage. The storage buffers are initialized for each partition in one clock cycle.
However, the initialization time will be much larger if the CAM is used in the architecture. Hence, the
temporal partition approach should be avoided in the scenarios where the runtime is critical. The design
scheduler is the most complicated component of the architecture. We have proposed and implemented
several data scheduler designs in this paper. To further reduce the resource and usage and improve the
performance of data scheduler will be in our future work.
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CHAPTER 7. DISCUSSION AND FUTURE WORK
Since the computing performance of data mining algorithm becomes a problem with the increasing
data volume nowadays, hardware acceleration of existing algorithm is imperative. FPGA find its way to
accelerate those algorithms and act as an appropriate platform to prototype the hardware architecture.
We have designed reconfigurable architectures for a data-intensive application and a data-compute in-
tensive application respectively. We implemented the architecture in Xtremedata and Convey high per-
formance reconfigurable platforms which are state-of-the-art while this thesis is undergoing construc-
tion. The implementations are compared with other hardware architecture and software approaches. The
performance was analyzed and experimental results were compared against previous state-of-the-art
approaches. For data-intensive applications running in the HPRC systems, the performance is usually
constrained by the IO bandwidth. This claim is also true in traditional microprocessor(CPU) based com-
puting system. MapReduce is a programming model proposed by Google for processing data-intensive
applications using traditional commercial personal computers(PC). The original implementation of the
model simplifies the development of larger-scale applications on clustering machines. Since many prac-
tical problems can be expressed in this model, MapReduce is widely used in industry. In the end of the
thesis, we adopted the Map-Reduce computing model and propose a new programming model(we can
call it R-MapReduce) for reconfigurable design which greatly simplifies the design effort in FPGAs.
While MapReduce model is used in clustering machines which usually include thousands of machine,
R-MapReduce model is an architecture used in a single FPGA-chip. To achieve the same computing
objective, the number of lines of manually written VHDL code is significantly reduced while slightly
degrading the performance.
To cope with the rapid data growth and compute need in data mining, the breakthrough technologies
will come from collaborative efforts of several disciplines [65]. In reconfigurable compute architecture
area, some potential future examples are listed below.
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Architecture Design in Multi-chip FPGA System. In our current research, the hardware architecture
is usually identically copied to multiple FPGA chips. The data is divided into multiple unrelated
parts and sent to the FPGA chips. However, designing heterogeneous compute cores in different
FPGA chips to fully utilize the IO bandwidth is an open problem.
Design Software Algorithms scaling to process large data sets for reconfigurable system. The
data-fed mechanism is critical to data-intensive computation. In HPRC platform, the software
usually has the role of data management which includes sending and receiving data, storing the
data in an external disk. The balance of computation and communication overload between soft-
ware and hardware modules impacts the performance of the system. The methodology to design
software algorithms for HPRC platform is an interesting research topic.
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APPENDIX A. INTRODUCTION TO DATA MINING
As the flood of data puffs up, extracting useful knowledge manually is infeasible. Consequently,
there is an increasing need for automated and intelligent data analysis tools. Data mining, or data-driven
knowledge discovery, is a powerful technology that converts raw data into an understandable and ac-
tionable form, which then can be used to predict future trends or provide meaning to historical events.
Data Mining is among the DIC applications. It draws ideas from machine learning, pattern recognition,
statistics and database systems [141]. Originally limited to scientific research and medical diagnosis,
these techniques are becoming central to a variety of fields including marketing and business intelli-
gence, biotechnology, multimedia and security. Data mining applications can be broadly classified into
classification, regression, deviation detection, clustering and association rule discovery, among others.
Each domain contains unique algorithmic features. We briefly discuss the problems in classification
and clustering in this chapter to give readers some intuition of data mining.
A.1 Classification
ID Name Gender Final
1 John Male Pass
2 Jose Female Fail
3 Rose Female Pass
4 Tom Male Fail
5 Ted Male Pass
ID Name Gender Final
1 Tim Male ?
2 Drew Female ?
Training Set
Test Set
Model
Apply
Learn
Figure A.1 Building a Classification Model
Given an object, assigning it to one of predefined categories is called classification. The input for
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a classification task is a collection of records(training set). Each record contains a set of attributes, one
of the attribute is the class. The goal of classification is to find a model for class attribute as a function
of the values of other attributes and classify previous unseen records as accurate as possible. Fig. A.1
shows a general approach for building a classification model [141]. The training set is used to build
up the model using some sophisticated learning algorithm. The built-up model is used to classify the
records in the test set. In this example, the model predicts a student’s final performance based on the
name and gender. Among existing solutions, Decision Tree Classification(DTC) is a popular method
that yields high accuracy while handling large datasets.
A.2 Clustering
Figure A.2 Clustering Points
Clustering divides data into meaningful groups. In information retrieval, for example, the search
engine clusters billions of web pages into different groups, such as news, reviews, videos, audios and
so on. One straightforward example of clustering problem is to divide points into different groups as
shown in Fig. A.2. One prominent algorithm of clustering technique is K-means [141].
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APPENDIX B. INTRODUCTION TO FPGAS
B.1 FPGA Design Flow
Hardware architecture design on FPGAs can be schematic based, HDL based or combination of
both. Schematic based entry gives designers much more visibility into the hardware, while HDLs
represent a level of abstraction that can isolate the designers from the details of the hardware imple-
mentation. Hence, when the design is complex or in an algorithmic way, HDL is a better choice. A
simplified FPGA design flow is shown in Fig. B.1.
Architecture Design
HDL Design Entry Behavioral Simulation
Test Environment 
Design
Analysis and Synthesis
Design Implementation
Functional 
Simulation
Static Timing 
Analysis
Design Verification
Device Programming In-Circuit Verification
Figure B.1 FPGA Design Flow
Architecture Design The project requirements are analysis and further decomposed into smaller prob-
lems. The output of this step is a document which describes the architecture, structural blocks
with function and interface description.
HDL Design Entry The architecture is implemented using HDL such as Verilog or VHDL.
Analysis and Synthesis The synthesizer checks the syntax of HDL code and translates it from Reg-
ister Transfer Level(RTL) to Gate level netlist. The logic network is optimized using device
independent and device dependent technique.
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Design Implementation This process consists of a sequence of steps: mapping, placement and rout-
ing. In the mapping process, the synthesized netlist are the whole circuit into sub blocks. The
placement process places the sub blocks from the mapping process into logic blocks according
to the constraints. The connection between logic blocks are routed by programming the switch
blocks.
Device Programming The configuration file generated by the design is loaded onto FPGAs.
Test Environment Design Usually the test bench code written in HDL for simulation.
Behavioral Simulation Behavioral simulation is performed before synthesis to check syntax and to
verify function of the RTL code. Since the design is not yet synthesized to gate level, the timing
and resource usage properties are still unknown.
Functional Simulation Different from behavioral simulation, functional simulation is performed after
synthesis.
Static Timing Analysis It is performed after placement and routing the design. Post placement and
routing timing report incorporates timing delay information of circuit paths to provide a compre-
hensive timing summary of the design.
In-Circuit Verification Verify the function and behavior the system by checking the Input/Output data
of the FPGA chips.
B.2 FPGA as Accelerator
Hardware acceleration is designing optimized hardware architecture most suitable for a given prob-
lem, rather than intended for general-purpose use. One example is Graphical Processing Units(GPUs);
Another well-known example can be found in the world of Digital Signal Processing(DSP), which
spawned an entirely new segment of the computing industry centered around specialized application-
specific architectures and software development processes for this class of computation. More recently,
embedded processors to accelerate common multimedia, network and security algorithms have been
introduced as an attractive alternative to general-purpose microprocessors for meeting real-time perfor-
mance constraints and shrinking power budgets.
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Some prior research on hardware implementations of data intensive application has appeared in the
reconfigurable computing literature. In [46], the author proposed an efficient interprocessor communi-
cation than a conventional symmetric multiprocessing approach coupled with auto-tuning technologies
to improve kernels computational efficiency.s In [54], K-Means clustering is implemented using recon-
figurable hardware. In [16, 15], FPGAs are used to implement and accelerate the Apriori algorithm [10],
a popular association rule mining technique. A hardware accelerator for DTC in [110] chose to accel-
erate the Giniscore computation process. Poor scalability with increasingly large and complex datasets,
as well as the existence of concise, well-defined kernels of execution make DTC a suitable candidate for
re-characterization using hardware accelerators. The DTC platform was prototyped on a Xilinx Virtex-
II Pro FPGA, and its performance was compared to an optimized software-only implementation. They
achieved a speedup of 5.58× over the software implementation when 16 Gini units were used. The
experimental results also strongly suggest that the prototype is scalable and that it would be possible to
achieve higher speedup using larger-capacity FPGAs.
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APPENDIX C. INTRODUCTION TO TEXT CLASSIFICATION
Let’s introduce the concept of Text Classification(TC) by revising an example used in [63]. Suppose
we have five documents, each of which has only one sentence as shown in table C.1. Note that this is
rare in practice. Here is just an example for illustration purpose. Each of the five documents is assigned
a class label. Based on the characteristics of the five training documents, the task of classification
is to construct an document classifier which can predict and assign a class label to upcoming docu-
ments(which is also called testing documents). In our example, one or more class labels can assigned
to the testing document t1. Table C.2, C.3, C.4 will be explained later.
C.1 An Example of TC
Table C.1 Text Classification Example
Document ID Document Content Document Class
Training Set d1 apple apple eve eve c1
d2 eve adam eve adam c2
d3 apple portable computer c3
d4 big apple new york c4
d5 fast computer c3
Testing Set t1 apple computer ?
C.2 TC as Machine Learning
The definition of TC is very similar to the definition of machine learning. In [71], Machine
Learning is defined as below:
Definition 7 (Machine Learning). Given:
• a data universe X
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Table C.2 Document Frequency(df ) and Inverse Document Frequency(idf ) of the Example
Term ID Term df idf = log10
5
df
1 apple 3 0.22
2 eve 2 0.4
3 adam 1 0.7
4 portable 1 0.7
5 computer 2 0.4
6 big 1 0.7
7 new 1 0.7
8 york 1 0.7
9 fast 1 0.7
Table C.3 Vector Representation of the Example
Term apple eve adam portable computer big new york fast
Document Coordinate 1 2 3 4 5 6 7 8 9
d1 1 0.44 0.8 0 0 0 0 0 0 0
d2 2 0 0.8 1.4 0 0 0 0 0 0
d3 3 0.22 0 0 0.7 0.4 0 0 0 0
d4 4 0.22 0 0 0 0 0.7 0.7 0.7 0
d5 5 0 0 0 0 0.4 0 0 0 0.7
t1 0.22 0 0 0 0.4 0 0 0 0
• a sample set S, where S ⊂ X
• some target function(labeling process) f : X → {true, false}
• a labeled training set D, where D = {(x, y)|x ∈ S, y = f(x)}
Compute a function f̂ : X →true, false using D such that f̂(x) ∼= f(x) for all x ∈ X
The training set S acts as a representative of the data universe in order to make the process of
building the classifier tractable [71]. The function f is the process to assign labels. Here we assumed
that f is able to provide a suitable label for any element in X. The above definition formally states
that learning can be viewed as computing the function f̂ as an approximation to or a model of the
original process f based on the training set S. Machine learning with training set is called supervised
learning, otherwise, it is called unsupervised learning. Document classification is a kind of supervised
learning while document clustering is called unsupervised learning. In machine learning, we try to build
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Table C.4 Similarities(cos(θ) = d˜i • d˜j) in the Example
d1 d2 d3 d4 d5 t1
d1 1 0.435 0.127 0.086 0 0.232
d2 0.435 1 0 0 0 0
d3 0.127 0 1 0.047 0.238 0.546
d4 0.086 0 0.047 1 0 0.086
d5 0 0 0.238 0 1 0.435
t1 0.232 0 0.546 0.086 0.435 1
a function/model to approximate the labeling process over the entire data space based on the limited
amount of data in the training set. The assumptions underlying are also called Inductive Learning
Hypothesis [71] described as:
1. the training set is a representative of the whole data universe X
2. the function/model f̂ built to approximate f well over the training set also approximates f̂ well
over the entire data universe X
As we will see later, inductive learning hypothesis is critical to design TC algorithms. In the above
definition, there are only two labels: true and false. But in practical, there may be multiple labels.
C.3 Text Classification Types
Text classification can be divided into two types based on the target text. Classification on web pages
is known as web page categorization/classification; otherwise, it is called traditional text classifica-
tion. Web page classification can be further divided into more specific categories: subject classification,
functional classification, sentiment classification, and other types of classification [124]. Subject clas-
sification is concerned about the subject or topic of a web page. For example, some web pages are
about ”computer”, ”novel”, or ”sport”. Functional classification cares about the role of the web pages.
For example, some web pages are used for ”tuition submission”, ”Campus Housing” or ”Course Reg-
istering”. Sentiment classification focuses on the opinion of the authors who write on a web page. For
example, the attitude towards the performance of England during the 2010 FIFA World Cup. In this
thesis, we only cares about topic classification.
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Figure C.1 Types of Classification
The document classification can be divided into binary classification and multiclass classification
depending on the number of classes in the problem. Based on the number of classes that can be assigned
to a document, we have single-label classification and multi-label classification. In single-label clas-
sification, one and only one label can be assigned to one document. In multi-label classification, a
document can be assigned one or two, even all classes. Classification can also be split into hard clas-
sification and soft classification. In hard classification, a document is either or not in a class, without
intermediate state, while in soft classification, a document can be in a class with some probability. The
combinations of these categories are illustrated in Fig. C.1. In Fig. C.1(a), the test document is classi-
fied as a computer article(shown as solid line) instead of a non-computer one(shown as dotted line). In
Fig. C.1(b), the test document is classified as a computer article, instead of novel or sport. In this case,
the test document can only be assigned to one label even though there are multiple classes available.
In Fig. C.1(c), the test document is assigned to computer and novel class. One can deem the test doc-
ument as a computer-history related book. In Fig. C.1(d), the test document is a computer article with
probability of 0.5, a novel article with probability of 0.49, and a sport with a probability of 0.01.
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The binary classification can be used to construct multi-label classification. One just need to trans-
form the problem of multiclass classification under C = {c1, c2, · · · , cn} into |n| independent prob-
lems of binary classification under {ci, ci}, for i = 1, 2, · · · , n. However, this requires that different
categories be stochastically independent of each other [130]. However, an algorithm for multi-label
classification may not be used for binary or single label classification.
C.4 Applications of TC
TC is widely used in medical organizations, industry and academia, such as speech categorization,
multimedia document categorization, author identification for literary texts of unknown or disputed
authorship, language identification for texts of unknown language, automated identification of text
genre, disease categorization for medical text MEDLINE, and automated essay grading [130]. Some
researchers have proposed to use TC in classifying confidential files [26]. In the security classification
scenario, the security label of a document is not solely determined by the topic since the topic of the
document may have some bearing on its sensitivity but is by no means sufficient to determine its ulti-
mate classification level. For example, a document discussing specific deployment details of Canadian
light armored vehicles may be sensitive and need to be kept confidential; however a newspaper article
discussing the use of Canadian light armored vehicles in Afghanistan is public knowledge and is clearly
not classified [26]. Automated security classification is still an open research problem. Web page clas-
sification is also essential to many information retrieval(IR) tasks. Since TC has been used in so many
different kinds of applications, we here briefly review the most important scenarios in more detail. The
borders between the different applications listed here is fuzzy, some of them can be included into others.
C.4.1 Document Organization
For personal purpose or structuring of a corporate documents, TC can be used to classify the in-
coming files. For example, the incoming advertisement of a newspaper must be classified as a specific
category before it is published.
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C.4.2 Constructing WebPage Directories
Automatically categorizing web pages, or sites, under the hierarchical or flat catalogues hosted by
Internet Portals such as Yahoo!, and the dmoz Open Directory Project(ODP). These directories are
mainly constructed and maintained manually. This requires a huge amount of human effort and money.
As of February 2008, it was reported that there were78940 editor involved in the dmoz ODP [124].
C.4.3 Vertical Search Engine
The search which restricts itself on a particular topic is called vertical search or topic-specific
search. For example, the query ”matrix” on a vertical search engine for the topic of ”mathematics”
will return the matrix theories instead of the ”matrix” movies. This will improve the efficiency and
effectiveness of the query.
C.4.4 Email Processing
Systems for categorizing personal’s incoming emails into different directories, especially weeding
out spam emails. For example, in gmail box the incoming emails is classified as regular emails or spam.
C.4.5 The Difference between Webpage Classification and Traditional Text Classification
Compared with traditional text classification, classification of web content is different in the follow-
ing aspects [124]. First, web pages are are semistructured documents in HTML while traditional text
are written in plaintext. Second, web documents exist within a hypertext with connections to and from
other documents. This feature is critical to the web mining, and is not present in typical text classifica-
tion problems. For example, Google’s PageRank is a link-based ranking algorithm which calculates the
authoritativeness of web pages based on a graph constructed by web pages and their hyperlinks, without
considering the topic of each page. Some web-ranking algorithm consider the topics of webpages, such
Topic-Sensitive Pagerank proposed by Haveliwala.
Due to the special characteristics of web pages, some techniques which take advantages of the on-
page features are used in web content classification. For example [124], textual tags, visual analysis,
features of neighbor pages(parents, children, siblings, couple, grandparents), anchor text, and so on. The
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classifier algorithms used in web page categorization can be inherited from the algorithms of traditional
text classifiers. In this chapter, we focus on the traditional text classification.
Large scale topical categorization on the web is an active research area in recent years. In contextual
advertising, ad matching platform acts as an intermediary between an advertiser and the publisher of
web pages. Whenever a user views a page that is being served by the ad matching system, the ads
are selected from a corpus in real time and displayed on a publisher’s page. The ads are matched to
a webpage based on the content of the pages. A large scale ad matching platform processes a few
tens of millions of pages at any point of time thereby manually filtering pages is impossible. Hence,
there is a need to categorize the web pages automatically and efficiently. A successfully deployed
scalable classification system for web page is proposed in [125]. [67] describes a fast Class-Feature-
Centroid(CFC) classifier for multiclass, single-label webpage classifier. There are huge amount of
short segments of text on the web, such as search snippets, forum and chat messages, blog and news
feeds, product reviews, and book or movie summaries. Classifying these short and sparse text is a
challenging task addressed in [118]. Compared with traditional text classification, the web pages data is
usually multi-class and multi-label [142]. For instance, a read-world query category problem consists of
roughly 1.5 million queries in more than 6000 categories which requires a scalable and efficient multi-
label classifier. In this chapter, we will focus on traditional text classification. WebPage classification
can be included in our future work.
C.5 Evaluation of Text Classification
The central notion of text classification is inherently hard to be formalized. Thus, the evaluation
of text classification is usually conducted experimentally, rather than analytically [130]. We use two
terms to measure the text classification, effectiveness and efficiency. Effectiveness evaluates the qual-
ity of classification results. Efficiency refers to computational cost and running time of classification
algorithms.
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Table C.5 The Contingency Table for Class ci
For Class True Classification
ci ci ci
Classifier ci T+i F
+
i
Result ci F−i T
−
i
C.5.1 Effectiveness of Text Classification
The measure for TC can be borrowed from Information Retrieval(IR) system. A document is rele-
vant if it contains valuable information to the user query. To an IR system, the Precision is the fraction
of the relevant and returned results in the whole returned results; the Recall is the fraction of the relevant
and returned documents in the whole relevant corpus.
C.5.1.1 From the Document Perspective
In the multi-class,soft classification scenario, given a classifier whose input is a document and whose
output is ranked list of categories assigned to that document. The recall and precision for a document
di are defined as [162]:
precisioni = pii =
categories found and correct
total categories found
recalli = ρi =
categories found and correct
total categories correct
The 11-point interpolated average precision(11-pt AVGP) can be computed based on the precision
and recall of documents [162].
C.5.1.2 From the Category Perspective
The precision with respect to a class ci is denoted as pii. The recall with respect to a class ci is
denoted as ρi. They are defined below.
• pii: if a random document di is classified as ci using classifier Γ̂, the probability that the decision
is correct is pii. That is, pii = P (Γ(di) = ci|Γ̂(di) = ci)
• ρi: if a random document di belongs to ci, the probability that Γ̂ classifies it as ci is ρi. That is,
ρi = P (Γ̂(di) = ci|Γ(di) = ci).
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The precision and recall with respect to a class ci are usually described by the contingency table as
shown in Table C.5 [130].
• T+i : the number of test documents which belong to ci are correctly classified by Γ̂ as ci. That is,
F−i = |{di|Γ̂(di) = ci
∧
Γ(di) = ci}|.
• T−i : the number of test documents which belong to ci(do not belong to ci) are correctly classified
by Γ̂ as ci. That is, F−i = |{di|Γ̂(di) = ci
∧
Γ(di) = ci}|.
• F+i : the number of test documents which belong to ci are incorrectly classified by Γ̂ as ci. That
is, F+i = |{di|Γ(di) = ci
∧
Γ̂(di) = ci}|.
• F−i : the number of test documents which belong to ci are incorrectly by Γ̂ as ci. That is, F−i =
|{di|Γ̂(di) = ci
∧
Γ(di) = ci}|.
pii and ρi can be estimated by T+i , T
−
i , F
+
i and F
−
i as following:
pii = P (Γ(di) = ci|Γ̂(di) = ci) = P (Γ(di) = ci
∧
Γ̂(di) = ci)
Γ̂(di) = ci
=⇒ pii = T
+
i
T+i + F
+
i
ρi = P (Γ̂(di) = ci|Γ(di) = ci) = P (Γ̂(di) = ci
∧
Γ(di) = ci)
Γ(di) = ci
=⇒ ρ̂i = T
+
i
T+i + F
−
i
Table C.6 The Global Contingency Table
For Class True Classification
C = {c1, c2, · · · , cn}
∑
ci
∑
ci
Classifier
∑
ci T
+ =
∑n
i=1 T
+
i F
+ =
∑n
i=1 F
+
i
Result
∑
ci F
− =
∑n
i=1 F
−
i T
−∑n
i=1 T
−
i
Based on the local contingency table in Table C.5, the Global Contingency Table is shown in Ta-
ble C.6. There are two approaches to obtain the estimates of pi and ρ for the classifier Γ̂ as listed below:
• Micro Average:
piµ =
T+
T+ + F+
=
∑n
i=1 T
+
i∑n
i=1(T
+
i + F
+
i )
ρ̂µ =
T+
T+ + F−
=
∑n
i=1 T
+
i∑n
i=1(T
+
i + F
−
i )
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• Macro Average:
piM =
∑n
i=1 pii
n
ρ̂M =
∑n
i=1 ρ̂i
n
These two approaches may give quite different results. Whether one or the other should be used
totally depends on the application scenarios. Neither precision nor recall makes sense in isolation from
each other. For example, a simple classifier which assigns a document to all classes obviously has
ρ = 1. In practice, the Fβ function is usually used.
Fβ =
(β2 + 1)piρ
β2pi + ρ
where β is a real number. Obviously, F0 = pi and F∞ = ρ. In practice, β = 1 is used.
F1 =
2piρ
pi + ρ
There are also some other measures used. For example, accuracy estimates of a classifier is defined
as Aˆ =
T+ + T−
T+ + T− + F+ + F−
. More measures can be found in [130, 162, 101, 147].
C.6 Efficiency of Text Classification
Table C.7 The Time Complexity of Classifiers
Classifier Method Time Complexity
Training Testing
Naive Bayes Θ(|D|Lave + |C||V |) Θ(|C|Ma)
Rocchio Θ(|D|Lave + |C||V |) Θ(|C|Ma)
kNN Θ(|D|Lave) Θ(|D|MaveMa)
SVM conventional O(|C||D|3Mave);≈ O(|C||D|1.7Mave)
SVM cutting planes O(|C||D|Mave) O(|C|Ma)
The efficiency of a classifier is usually measure in terms of the time and space complexity. The time
complexity of training and testing of some classifiers are listed in Table C.7 which is from [101]. In this
table, the training time is the time taken to build a classifier over the documentsD in the training set; the
testing time is the time to classify a document; |V | is the number of terms in the dictionary; |C| is the
number of classes; Lave is the average number of tokens per document; Mave is the average number of
151
non-zero features(terms) of a document; La and Ma are the number of tokens and types, respectively,
in the test documents.
As we have stated in Alg. 11, training a kNN classifier is composed of determining the value of k
and building VSM of training documents. The testing time of kNN grows linearly with the number of
testing documents since the testing document is compared with each training document. Testing time is
independent of the number of classes. Hence kNN is suitable for the document classification problem
with a lot of classes.
C.7 Feature Reduction in VSM
The terms in representing a document are also called features. Based on Encyclopedia Ameri-
cana(Volume 10. Grolier, 1999), there are more than 600,000 words in English language, not to say the
increasing number of scientific words. In practical collections, the number of terms is extremely large.
For instance, in the Reuters collection 3, the training set vocabulary has 24,858 unique words [162].
Even though most modern classifiers can scale to such large dimensions, the computation cost is pro-
hibitive with nowadays computation power.
Feature reduction is also beneficial since it tends to reduce overfitting. Overfitting is a phenomenon
by which the classifier is tuned not only to the constitutive characteristics of the categories but also
the contingent characteristics of the training data. In other words, a classifier with overfitting tends
to consider those terms which occur in a document category but do not contribute to that document
class/category. Those terms are also called outliers with respect to some classes. Classifiers that overfit
the training data are good at reclassifying the documents they have been trained on, but much worse
at classifying previously unseen documents. Removing outliers is a challenge task and must be done
with care in case deleting some useful terms. The feature reduction can be performed locally or glob-
ally [130]. Based on the nature of the resulting terms, the global feature reduction techniques are drawn
into two distinct groups, Term Selection and Term Extraction.
• Term Selection
Given the set of terms in a document collection as Ψ, selecting the set of terms Φ where |Φ| <<
|Ψ| while yielding the same or better effectiveness. The simplest term selection approach is
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based on the document frequency, where only the terms with the highest number of documents
are retained. Some other information-theoretic terms selection functions are information gain,
χ2,mutual information, NGL coefficient, relevancy score, GSS coefficient [130]. A controlled
study on a large number of terms selection methods using four well-known classifiers is reported
in [127]. They found that χ2 statistics consistently outperformed other methods. Experiments
have shown that it is possible to reduce the number of features by a factor of 10 without effec-
tiveness loss. For example, χ2 based feature selection reduce the vocabulary from 24,858 unique
words to 2,485 [162]. Other term selection methods can be found in [130, 101] with more detail.
• Term Extraction
Term extraction does not consist of a subset of original features but ”synthesizes” the original
terms and creates artificial terms based on the newly synthesized ones. Two approaches are
usually used: term clustering and latent semantic indexing. Term clustering groups term with a
high degree semantic relatedness, so that a representative of them may be used in the vector space.
Term clustering is different from term selection in that it tends to address polysemy, homonymy
and synonymy. A lot of algorithms are proposed for term clustering [130]. The latent semantic
indexing(LSI) [40] uses Singular Value Decomposition(SVD) to identify patterns in the terms
relationships and reduces the dimension of the vectors. It is based on the assumption that words
that are used in the same contexts tend to have the same meanings. The obtained terms, unlike
the term selection and term clustering are not interpretable. The original work of LSI is in [40].
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